M8~(~'ti,am335x-shcti,am335x-boneti,am33xx + 7Bosch SHCchosenaliases=/ocp/i2c@44e0b000B/ocp/i2c@4802a000G/ocp/i2c@4819c000L/ocp/serial@44e09000T/ocp/serial@48022000\/ocp/serial@48024000d/ocp/serial@481a6000l/ocp/serial@481a8000t/ocp/serial@481aa000|/ocp/can@481cc000/ocp/can@481d0000/ocp/usb@47400000/usb@47401000/ocp/usb@47400000/usb@47401800#/ocp/usb@47400000/usb-phy@47401300#/ocp/usb@47400000/usb-phy@47401b00&/ocp/ethernet@4a100000/slave@4a100200&/ocp/ethernet@4a100000/slave@4a100300/ocp/spi@48030000/ocp/spi@481a0000/ocp/mmc@48060000/ocp/mmc@481d8000cpus+cpu@0arm,cortex-a8cpucpu P(|p*"4opp-tableoperating-points-v2-ti-cpu@Gopp50-300000000O V~4(duopp100-275000000Od* Vrduopp100-300000000O Vrd uopp100-500000000Oe Vrdopp100-600000000O#F Vrd@opp120-600000000O#F VO@dopp120-720000000O*T VO@doppturbo-720000000O*T V9pPdoppturbo-800000000O/ V9pPdoppnitro-1000000000O; V7DLdpmu@4b000000arm,cortex-a8-pmuKdebugsssocti,omap-inframpu ti,omap3-mpumpuocp simple-bus+l3_mainl4_wkup@44c00000ti,am3-l4-wkupsimple-bus+ D(wkup_m3@100000ti,am3352-wkup-m3@  umemdmemwkup_m3am335x-pm-firmware.elfG$prcm@200000ti,am3-prcmsimple-bus @+  @clocks+clk_32768_ck fixed-clockGclk_rc32k_ck fixed-clock}Gvirt_19200000_ck fixed-clock$Gvirt_24000000_ck fixed-clockn6G virt_25000000_ck fixed-clock}x@G!virt_26000000_ck fixed-clockG"tclkin_ck fixed-clockGdpll_core_ck@490ti,am3-dpll-core-clock \hG dpll_core_x2_ckti,am3-dpll-x2-clock G dpll_core_m4_ck@480ti,divider-clock Gdpll_core_m5_ck@484ti,divider-clock Gdpll_core_m6_ck@4d8ti,divider-clock dpll_mpu_ck@488ti,am3-dpll-clock  ,Gdpll_mpu_m2_ck@4a8ti,divider-clockdpll_ddr_ck@494ti,am3-dpll-no-gate-clock 4@G dpll_ddr_m2_ck@4a0ti,divider-clock G dpll_ddr_m2_div2_ckfixed-factor-clock dpll_disp_ck@498ti,am3-dpll-no-gate-clock HTG dpll_disp_m2_ck@4a4ti,divider-clock Gdpll_per_ck@48c!ti,am3-dpll-no-gate-j-type-clock pGdpll_per_m2_ck@4acti,divider-clockGdpll_per_m2_div4_wkupdm_ckfixed-factor-clockdpll_per_m2_div4_ckfixed-factor-clockclk_24mhzfixed-factor-clockGclkdiv32k_ckfixed-factor-clockl3_gclkfixed-factor-clockGpruss_ocp_gclk@530 ti,mux-clock0mmu_fck@914ti,gate-clock% timer1_fck@528 ti,mux-clock8(G8timer2_fck@508 ti,mux-clock8G9timer3_fck@50c ti,mux-clock8 timer4_fck@510 ti,mux-clock8timer5_fck@518 ti,mux-clock8timer6_fck@51c ti,mux-clock8timer7_fck@504 ti,mux-clock8usbotg_fck@47cti,gate-clock%|dpll_core_m4_div2_ckfixed-factor-clockGieee5000_fck@e4ti,gate-clock%wdt1_fck@538 ti,mux-clock88l4_rtc_gclkfixed-factor-clockl4hs_gclkfixed-factor-clockl3s_gclkfixed-factor-clockl4fw_gclkfixed-factor-clockl4ls_gclkfixed-factor-clockG#sysclk_div_ckfixed-factor-clockcpsw_125mhz_gclkfixed-factor-clockGBcpsw_cpts_rft_clk@520 ti,mux-clock GCgpio0_dbclk_mux_ck@53c ti,mux-clock8<lcd_gclk@534 ti,mux-clock 4Gmmc_clkfixed-factor-clockgfx_fclk_clksel_ck@52c ti,mux-clock%,Ggfx_fck_div_ck@52cti,divider-clock,sysclkout_pre_ck@700 ti,mux-clock Gclkout2_div_ck@700ti,divider-clock%Gclkout2_ck@700ti,gate-clock%clockdomainsl4_per_cm@0 ti,omap4-cm+ clk@14 ti,clkctrl<Gl4_wkup_cm@400 ti,omap4-cm+ clk@4 ti,clkctrlmpu_cm@600 ti,omap4-cm+ clk@4 ti,clkctrll4_rtc_cm@800 ti,omap4-cm+ clk@0 ti,clkctrlgfx_l3_cm@900 ti,omap4-cm +  clk@4 ti,clkctrll4_cefuse_cm@a00 ti,omap4-cm +  clk@20 ti,clkctrl scm@210000ti,am3-scmsimple-bus! +2 ! pinmux@800pinctrl-single8+2A _|defaultpinmux_clkout2_pin.Gcpsw_defaulth   $ ( ,00 4 8 < @ GDcpsw_sleeph'''' '$'(','0'4'8'<'@'GEdavinci_mdio_defaultH0LGFdavinci_mdio_sleepH'L'GGpinmux_ehrpwm1LG@pinmux_emmc_pinsP*2111 11111G4pinmux_i2c0_pins((G/pinmux_mmc1_pins`-G1pinmux_mmc3_pins00+4+8+<+++G5pinmux_uart0_pins h lp tG+pinmux_uart1 x |(G,pinmux_uart2_pinsP)T G-pinmux_uart4_pinsp6tG.user_leds_s0 $(,@DHPTX\`/d/h/l/x|//D'X\d'7GKscm_conf@0sysconsimple-bus+ Gclocks+sys_clkin_ck@40 ti,mux-clock !"%@Gadc_tsc_fckfixed-factor-clockdcan0_fckfixed-factor-clockG6dcan1_fckfixed-factor-clockG7mcasp0_fckfixed-factor-clockmcasp1_fckfixed-factor-clocksmartreflex0_fckfixed-factor-clocksmartreflex1_fckfixed-factor-clocksha0_fckfixed-factor-clockaes0_fckfixed-factor-clockrng_fckfixed-factor-clockehrpwm0_tbclk@44e10664ti,gate-clock#%dG>ehrpwm1_tbclk@44e10664ti,gate-clock#%dG?ehrpwm2_tbclk@44e10664ti,gate-clock#%dGAwkup_m3_ipc@1324ti,am3352-wkup-m3-ipc$$N$%&dma-router@f90ti,am335x-edma-crossbar@ 'G0clockdomainsinterrupt-controller@48200000ti,am33xx-intcH Gedma@49000000ti,edma3-tpcctpccI edma3_cc  'edma3_ccintedma3_mperredma3_ccerrint@()*G'tptc@49800000ti,edma3-tptctptc0Ipedma3_tcerrintG(tptc@49900000ti,edma3-tptctptc1Iqedma3_tcerrintG)tptc@49a00000ti,edma3-tptctptc2Iredma3_tcerrintG*gpio@44e07000ti,omap4-gpiogpio13CDp`G2gpio@4804c000ti,omap4-gpiogpio23CHbGJhmtc_rstOX^jhomematic_resethmtc_progOX^jhomematic_programgpio@481ac000ti,omap4-gpiogpio33CH GLgpio@481ae000ti,omap4-gpiogpio43CH>zgb_rstOXt jzigbee_resetzgb_bootOX^ jzigbee_bootserial@44e09000ti,am3352-uartti,omap3-uartuart1lD Hokay''txrx|default+serial@48022000ti,am3352-uartti,omap3-uartuart2lH Iokay''txrx|default,serial@48024000ti,am3352-uartti,omap3-uartuart3lH@ Jokay''txrx|default-serial@481a6000ti,am3352-uartti,omap3-uartuart4lH` , disabledserial@481a8000ti,am3352-uartti,omap3-uartuart5lH -okay|default.serial@481aa000ti,am3352-uartti,omap3-uartuart6lH . disabledi2c@44e0b000 ti,omap4-i2c+i2c1DFokay|default/tps@24$ ti,tps65217regulators+regulator@0 vdds_dprdcdc1  regulator@1dcdc2vdd_mpuH+pGregulator@2 vdd_coredcdc3H*regulator@3vio,vrtc,vddsldo1B@w@regulator@4 vdd_3v3auxldo2 2Zregulator@5vdd_1v8ldo3 w@regulator@6 vdd_3v3aldo4w@2Zat24@50 atmel,24c32@ Ppcf8563@51 nxp,pcf8563Qi2c@4802a000 ti,omap4-i2c+i2c2HG disabledi2c@4819c000 ti,omap4-i2c+i2c3H disabledmmc@48060000ti,omap4-hsmmcmmc1IVm 00txrx@Hokay|default1 23mmc@481d8000ti,omap4-hsmmcmmc2V''txrxHokay|default43mmc@47810000ti,omap4-hsmmcmmc3VGokay|default53spinlock@480ca000ti,omap4-hwspinlockH  spinlockwdt@44e35000 ti,omap3-wdt wd_timer2DP[can@481cc000ti,am3352-d_cand_can0H 6fck D4 disabledcan@481d0000ti,am3352-d_cand_can1H 7fck D7 disabledmailbox@480c8000ti,omap4-mailboxH Mmailbox G%wkup_m30 C NG&timer@44e31000ti,am335x-timer-1msDCtimer1Y8fcktimer@48040000ti,am335x-timerHDtimer29fcktimer@48042000ti,am335x-timerH Etimer3timer@48044000ti,am335x-timerH@\timer4htimer@48046000ti,am335x-timerH`]timer5htimer@48048000ti,am335x-timerH^timer6htimer@4804a000ti,am335x-timerH_timer7hrtc@44e3e000ti,am3352-rtcti,da830-rtcDKLrtc 8int-clkuspi@48030000ti,omap4-mcspi+HAspi00''''tx0rx0tx1rx1 disabledspi@481a0000ti,omap4-mcspi+H}spi10'*'+','-tx0rx0tx1rx1 disabledusb@47400000ti,am33xx-usbG@+ usb_otg_hsokaycontrol@44e10620ti,am335x-usb-ctrl-moduleD DHphy_ctrlwakeupokayG:usb-phy@47401300ti,am335x-usb-phyG@phy disabled:G;usb@47401000ti,musb-am33xx disabledG@G@ mccontrolmcotg ;h<<<<<<<<<< < < < < <<<<<<<<<<< < < < < <rx1rx2rx3rx4rx5rx6rx7rx8rx9rx10rx11rx12rx13rx14rx15tx1tx2tx3tx4tx5tx6tx7tx8tx9tx10tx11tx12tx13tx14tx15usb-phy@47401b00ti,am335x-usb-phyG@phyokay:G=usb@47401800ti,musb-am33xxokayG@G@ mccontrolmchost =h<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<rx1rx2rx3rx4rx5rx6rx7rx8rx9rx10rx11rx12rx13rx14rx15tx1tx2tx3tx4tx5tx6tx7tx8tx9tx10tx11tx12tx13tx14tx15dma-controller@47402000ti,am3359-cppi41 G@G@ G@0G@@@#gluecontrollerschedulerqueuemgrglueokayG<epwmss@48300000ti,am33xx-pwmssH0epwmss0+ disabled$H0H0H0H0H0H0ecap@48300100ti,am3352-ecapti,am33xx-ecap H0#fckecap0 disabledpwm@48300200"ti,am3352-ehrpwmti,am33xx-ehrpwm H0># tbclkfck disabledepwmss@48302000ti,am33xx-pwmssH0 epwmss1+okay$H0!H0!H0!H0!H0"H0"ecap@48302100ti,am3352-ecapti,am33xx-ecap H0!#fck/ecap1 disabledpwm@48302200"ti,am3352-ehrpwmti,am33xx-ehrpwm H0"?# tbclkfckokay|default@epwmss@48304000ti,am33xx-pwmssH0@epwmss2+ disabled$H0AH0AH0AH0AH0BH0Becap@48304100ti,am3352-ecapti,am33xx-ecap H0A#fck=ecap2 disabledpwm@48304200"ti,am3352-ehrpwmti,am33xx-ehrpwm H0BA# tbclkfck disabledethernet@4a100000ti,am335x-cpswti,cpswcpgmac0BC fckcpts&2 > JQ^nJJ+()*+@okay|defaultsleepDEmdio@4a101000ti,cpsw-mdioti,davinci_mdio+ davinci_mdioB@Jokay|defaultsleepFGGHethernet-phy@0GIslave@4a100200HmiiIslave@4a100300cpsw-phy-sel@44e10650ti,am3352-cpsw-phy-selDP gmii-selocmcram@40300000 mmio-sram@0 @0+pm-sram-code@0ti,sramGpm-sram-data@1000ti,sramGelm@48080000ti,am3352-elmH elm disabledlcdc@4830e000ti,am33xx-tilcdcH0$lcdc disabledtscadc@44e0d000ti,am3359-tscadcDadc_tsc disabled'5'9 fifo0fifo1tscti,am3359-tscadcti,am3359-adcemif@4c000000ti,emif-am3352Lemifegpmc@50000000ti,am3352-gpmcgpmcP d '4rxtx"+3C disabledsham@53100000ti,omap4-shamshamSm '$rxokayaes@53500000 ti,omap4-aesaesSPg''txrxokaymcasp@48038000ti,am33xx-mcasp-audiomcasp0H F@mpudatPQtxrx disabled'' txrxmcasp@4803c000ti,am33xx-mcasp-audiomcasp1H F@@mpudatRStxrx disabled' ' txrxrng@48310000 ti,omap4-rngrngH1 ogpio_keys gpio-keysback_button 4Back Button XJ:EWfront_button 4Front Button XJ:EWleds|defaultK gpio-ledsled14shc:power:red X2eoffled2 4shc:power:bl X2stimereonled3 4shc:lan:red X2eoffled4 4shc:lan:bl XJeoffled54shc:cloud:red XLeoffled6 4shc:cloud:bl XJeoffmemory@80000000memory؀ fixedregulator0regulator-fixed vmmcsd_fixed2Z2ZG3 compatibleinterrupt-parent#address-cells#size-cellsmodeli2c0i2c1i2c2serial0serial1serial2serial3serial4serial5d-can0d-can1usb0usb1phy0phy1ethernet0ethernet1spi0spi1mmcblk0mmcblk1device_typeregoperating-points-v2clocksclock-namesclock-latencyoperating-pointsvoltage-tolerancecpu0-supplysysconphandleopp-hzopp-microvoltopp-supported-hwopp-suspendinterruptsti,hwmodspm-sramrangesreg-namesti,pm-firmware#clock-cellsclock-frequencyti,max-divti,index-starts-at-oneclock-multclock-divti,set-rate-parentti,bit-shift#pinctrl-cellspinctrl-single,register-widthpinctrl-single,function-maskpinctrl-namespinctrl-0pinctrl-single,pinsti,rprocmboxes#dma-cellsdma-requestsdma-mastersinterrupt-controller#interrupt-cellsinterrupt-namesti,tptcsti,edma-memcpy-channelsgpio-controller#gpio-cellsgpio-hoggpiosoutput-highline-nameoutput-lowstatusdmasdma-namesti,pmic-shutdown-controllerregulator-nameregulator-compatibleregulator-min-microvoltregulator-max-microvoltregulator-boot-onregulator-always-onregulator-ramp-delaypagesizeti,dual-voltti,needs-special-resetti,needs-special-hs-handlingbus-widthcd-gpioscd-invertedmax-frequencyvmmc-supplysd-uhs-sdr25cap-power-off-card#hwlock-cellssyscon-raminit#mbox-cellsti,mbox-num-usersti,mbox-num-fifosti,mbox-send-noirqti,mbox-txti,mbox-rxti,timer-alwonti,timer-pwmti,no-initti,spi-num-csti,ctrl_mod#phy-cellsdr_modementor,multipointmentor,num-epsmentor,ram-bitsmentor,powerphys#dma-channels#dma-requests#pwm-cellscpdma_channelsale_entriesbd_ram_sizemac_controlslavesactive_slavecpts_clock_multcpts_clock_shiftpinctrl-1bus_freqsmsc,disable-energy-detectmac-addressphy_idphy-modephy-handleprotect-execpool#io-channel-cellsti,no-idleti,no-idle-on-initgpmc,num-csgpmc,num-waitpinslabellinux,codedebounce-intervalwakeup-sourcedefault-statelinux,default-trigger