G8T( /isee,omap3-igep0020-rev-fti,omap36xxti,omap3 +!7IGEPv2 Rev. F (TI OMAP AM/DM37x)chosen=/ocp@68000000/serial@49020000aliasesI/ocp@68000000/i2c@48070000N/ocp@68000000/i2c@48072000S/ocp@68000000/i2c@48060000X/ocp@68000000/serial@4806a000`/ocp@68000000/serial@4806c000h/ocp@68000000/serial@49020000p/ocp@68000000/serial@49042000cpus+cpu@0arm,cortex-a8xcpucpus 'O 57pmu@54000000arm,cortex-a8-pmuTdebugsssocti,omap-inframpu ti,omap3-mpumpuiva ti,iva2.2ivadsp ti,omap3-c64ocp@68000000ti,omap3-l3-smxsimple-bush +l3_mainl4@48000000ti,omap3-l4-coresimple-bus+ Hscm@2000ti,omap3-scmsimple-bus + pinmux@30 ti,omap3-padconfpinctrl-single08+ )FdefaultTpinmux_gpmc_pins^rpinmux_uart1_pins^RLrpinmux_uart3_pins^nprpinmux_mcbsp2_pins ^ rpinmux_mmc1_pins0^rpinmux_mmc2_pins0^(*,.02rpinmux_i2c1_pins^rpinmux_i2c3_pins^rpinmux_twl4030_pins^Arpinmux_tfp410_pins^rpinmux_dss_dpi_pins^rpinmux_uart2_pins ^DFHJrpinmux_smsc9221_pins^rpinmux_lbep5clwmc_pins^6:rscm_conf@270sysconsimple-busp0+ p0rpbias_regulator@2b0ti,pbias-omap3ti,pbias-omapzpbias_mmc_omap2430pbias_mmc_omap2430w@-rclocks+mcbsp5_mux_fck@68ti,composite-mux-clockhr mcbsp5_fckti,composite-clock rmcbsp1_mux_fck@4ti,composite-mux-clockr mcbsp1_fckti,composite-clock rmcbsp2_mux_fck@4ti,composite-mux-clock rmcbsp2_fckti,composite-clock rmcbsp3_mux_fck@68ti,composite-mux-clock hrmcbsp3_fckti,composite-clockrmcbsp4_mux_fck@68ti,composite-mux-clock hrmcbsp4_fckti,composite-clockrclockdomainspinmux@a00 ti,omap3-padconfpinctrl-single \+ )pinmux_twl4030_vpins ^raes@480c5000 ti,omap3-aesaesH PPABtxrxprm@48306000 ti,omap3-prmH0`@ clocks+virt_16_8m_ck fixed-clockYrosc_sys_ck@d40 ti,mux-clock @rsys_ck@1270ti,divider-clockprsys_clkout1@d70ti,gate-clock pdpll3_x2_ckfixed-factor-clock&dpll3_m2x2_ckfixed-factor-clock&rdpll4_x2_ckfixed-factor-clock&corex2_fckfixed-factor-clock&r wkup_l4_ickfixed-factor-clock&rOcorex2_d3_fckfixed-factor-clock &rcorex2_d5_fckfixed-factor-clock &rclockdomainscm@48004000 ti,omap3-cmH@@clocks+dummy_apb_pclk fixed-clockomap_32k_fck fixed-clockrAvirt_12m_ck fixed-clockrvirt_13m_ck fixed-clock]@rvirt_19200000_ck fixed-clock$rvirt_26000000_ck fixed-clockrvirt_38_4m_ck fixed-clockIrdpll4_ck@d00ti,omap3-dpll-per-j-type-clock D 0rdpll4_m2_ck@d48ti,divider-clock? Hr!dpll4_m2x2_mul_ckfixed-factor-clock!&r"dpll4_m2x2_ck@d00ti,hsdiv-gate-clock" 0r#omap_96m_alwon_fckfixed-factor-clock#&r*dpll3_ck@d00ti,omap3-dpll-core-clock @ 0rdpll3_m3_ck@1140ti,divider-clock@r$dpll3_m3x2_mul_ckfixed-factor-clock$&r%dpll3_m3x2_ck@d00ti,hsdiv-gate-clock%  0r&emu_core_alwon_ckfixed-factor-clock&&rcsys_altclk fixed-clockr/mcbsp_clks fixed-clockrdpll3_m2_ck@d40ti,divider-clock @rcore_ckfixed-factor-clock&r'dpll1_fck@940ti,divider-clock' @r(dpll1_ck@904ti,omap3-dpll-clock(  $ @ 4rdpll1_x2_ckfixed-factor-clock&r)dpll1_x2m2_ck@944ti,divider-clock) Dr=cm_96m_fckfixed-factor-clock*&r+omap_96m_fck@d40 ti,mux-clock+ @rFdpll4_m3_ck@e40ti,divider-clock @r,dpll4_m3x2_mul_ckfixed-factor-clock,&r-dpll4_m3x2_ck@d00ti,hsdiv-gate-clock- 0r.omap_54m_fck@d40 ti,mux-clock./ @r9cm_96m_d2_fckfixed-factor-clock+&r0omap_48m_fck@d40 ti,mux-clock0/ @r1omap_12m_fckfixed-factor-clock1&rHdpll4_m4_ck@e40ti,divider-clock @r2dpll4_m4x2_mul_ckti,fixed-factor-clock2FTar3dpll4_m4x2_ck@d00ti,gate-clock3 0ardpll4_m5_ck@f40ti,divider-clock?@r4dpll4_m5x2_mul_ckti,fixed-factor-clock4FTar5dpll4_m5x2_ck@d00ti,hsdiv-gate-clock5 0arkdpll4_m6_ck@1140ti,divider-clock?@r6dpll4_m6x2_mul_ckfixed-factor-clock6&r7dpll4_m6x2_ck@d00ti,hsdiv-gate-clock7 0r8emu_per_alwon_ckfixed-factor-clock8&rdclkout2_src_gate_ck@d70 ti,composite-no-wait-gate-clock' pr:clkout2_src_mux_ck@d70ti,composite-mux-clock'+9 pr;clkout2_src_ckti,composite-clock:;r<sys_clkout2@d70ti,divider-clock<@ ptmpu_ckfixed-factor-clock=&r>arm_fck@924ti,divider-clock> $emu_mpu_alwon_ckfixed-factor-clock>&rel3_ick@a40ti,divider-clock' @r?l4_ick@a40ti,divider-clock? @r@rm_ick@c40ti,divider-clock@ @gpt10_gate_fck@a00ti,composite-gate-clock  rBgpt10_mux_fck@a40ti,composite-mux-clockA @rCgpt10_fckti,composite-clockBCgpt11_gate_fck@a00ti,composite-gate-clock  rDgpt11_mux_fck@a40ti,composite-mux-clockA @rEgpt11_fckti,composite-clockDEcore_96m_fckfixed-factor-clockF&rmmchs2_fck@a00ti,wait-gate-clock rmmchs1_fck@a00ti,wait-gate-clock ri2c3_fck@a00ti,wait-gate-clock ri2c2_fck@a00ti,wait-gate-clock ri2c1_fck@a00ti,wait-gate-clock rmcbsp5_gate_fck@a00ti,composite-gate-clock  rmcbsp1_gate_fck@a00ti,composite-gate-clock  r core_48m_fckfixed-factor-clock1&rGmcspi4_fck@a00ti,wait-gate-clockG rmcspi3_fck@a00ti,wait-gate-clockG rmcspi2_fck@a00ti,wait-gate-clockG rmcspi1_fck@a00ti,wait-gate-clockG ruart2_fck@a00ti,wait-gate-clockG ruart1_fck@a00ti,wait-gate-clockG  rcore_12m_fckfixed-factor-clockH&rIhdq_fck@a00ti,wait-gate-clockI rcore_l3_ickfixed-factor-clock?&rJsdrc_ick@a10ti,wait-gate-clockJ rgpmc_fckfixed-factor-clockJ&core_l4_ickfixed-factor-clock@&rKmmchs2_ick@a10ti,omap3-interface-clockK rmmchs1_ick@a10ti,omap3-interface-clockK rhdq_ick@a10ti,omap3-interface-clockK rmcspi4_ick@a10ti,omap3-interface-clockK rmcspi3_ick@a10ti,omap3-interface-clockK rmcspi2_ick@a10ti,omap3-interface-clockK rmcspi1_ick@a10ti,omap3-interface-clockK ri2c3_ick@a10ti,omap3-interface-clockK ri2c2_ick@a10ti,omap3-interface-clockK ri2c1_ick@a10ti,omap3-interface-clockK ruart2_ick@a10ti,omap3-interface-clockK ruart1_ick@a10ti,omap3-interface-clockK  rgpt11_ick@a10ti,omap3-interface-clockK  rgpt10_ick@a10ti,omap3-interface-clockK  rmcbsp5_ick@a10ti,omap3-interface-clockK  rmcbsp1_ick@a10ti,omap3-interface-clockK  romapctrl_ick@a10ti,omap3-interface-clockK rdss_tv_fck@e00ti,gate-clock9rdss_96m_fck@e00ti,gate-clockFrdss2_alwon_fck@e00ti,gate-clockrdummy_ck fixed-clockgpt1_gate_fck@c00ti,composite-gate-clock rLgpt1_mux_fck@c40ti,composite-mux-clockA @rMgpt1_fckti,composite-clockLMaes2_ick@a10ti,omap3-interface-clockK rwkup_32k_fckfixed-factor-clockA&rNgpio1_dbck@c00ti,gate-clockN rsha12_ick@a10ti,omap3-interface-clockK rwdt2_fck@c00ti,wait-gate-clockN rwdt2_ick@c10ti,omap3-interface-clockO rwdt1_ick@c10ti,omap3-interface-clockO rgpio1_ick@c10ti,omap3-interface-clockO romap_32ksync_ick@c10ti,omap3-interface-clockO rgpt12_ick@c10ti,omap3-interface-clockO rgpt1_ick@c10ti,omap3-interface-clockO rper_96m_fckfixed-factor-clock*&r per_48m_fckfixed-factor-clock1&rPuart3_fck@1000ti,wait-gate-clockP rgpt2_gate_fck@1000ti,composite-gate-clockrQgpt2_mux_fck@1040ti,composite-mux-clockA@rRgpt2_fckti,composite-clockQRgpt3_gate_fck@1000ti,composite-gate-clockrSgpt3_mux_fck@1040ti,composite-mux-clockA@rTgpt3_fckti,composite-clockSTgpt4_gate_fck@1000ti,composite-gate-clockrUgpt4_mux_fck@1040ti,composite-mux-clockA@rVgpt4_fckti,composite-clockUVgpt5_gate_fck@1000ti,composite-gate-clockrWgpt5_mux_fck@1040ti,composite-mux-clockA@rXgpt5_fckti,composite-clockWXgpt6_gate_fck@1000ti,composite-gate-clockrYgpt6_mux_fck@1040ti,composite-mux-clockA@rZgpt6_fckti,composite-clockYZgpt7_gate_fck@1000ti,composite-gate-clockr[gpt7_mux_fck@1040ti,composite-mux-clockA@r\gpt7_fckti,composite-clock[\gpt8_gate_fck@1000ti,composite-gate-clock r]gpt8_mux_fck@1040ti,composite-mux-clockA@r^gpt8_fckti,composite-clock]^gpt9_gate_fck@1000ti,composite-gate-clock r_gpt9_mux_fck@1040ti,composite-mux-clockA@r`gpt9_fckti,composite-clock_`per_32k_alwon_fckfixed-factor-clockA&ragpio6_dbck@1000ti,gate-clockargpio5_dbck@1000ti,gate-clockargpio4_dbck@1000ti,gate-clockargpio3_dbck@1000ti,gate-clockargpio2_dbck@1000ti,gate-clocka rwdt3_fck@1000ti,wait-gate-clocka rper_l4_ickfixed-factor-clock@&rbgpio6_ick@1010ti,omap3-interface-clockbrgpio5_ick@1010ti,omap3-interface-clockbrgpio4_ick@1010ti,omap3-interface-clockbrgpio3_ick@1010ti,omap3-interface-clockbrgpio2_ick@1010ti,omap3-interface-clockb rwdt3_ick@1010ti,omap3-interface-clockb ruart3_ick@1010ti,omap3-interface-clockb ruart4_ick@1010ti,omap3-interface-clockbrgpt9_ick@1010ti,omap3-interface-clockb rgpt8_ick@1010ti,omap3-interface-clockb rgpt7_ick@1010ti,omap3-interface-clockbrgpt6_ick@1010ti,omap3-interface-clockbrgpt5_ick@1010ti,omap3-interface-clockbrgpt4_ick@1010ti,omap3-interface-clockbrgpt3_ick@1010ti,omap3-interface-clockbrgpt2_ick@1010ti,omap3-interface-clockbrmcbsp2_ick@1010ti,omap3-interface-clockbrmcbsp3_ick@1010ti,omap3-interface-clockbrmcbsp4_ick@1010ti,omap3-interface-clockbrmcbsp2_gate_fck@1000ti,composite-gate-clockr mcbsp3_gate_fck@1000ti,composite-gate-clockrmcbsp4_gate_fck@1000ti,composite-gate-clockremu_src_mux_ck@1140 ti,mux-clockcde@rfemu_src_ckti,clkdm-gate-clockfrgpclk_fck@1140ti,divider-clockg@pclkx2_fck@1140ti,divider-clockg@atclk_fck@1140ti,divider-clockg@traceclk_src_fck@1140 ti,mux-clockcde@rhtraceclk_fck@1140ti,divider-clockh @secure_32k_fck fixed-clockrigpt12_fckfixed-factor-clocki&wdt1_fckfixed-factor-clocki&security_l4_ick2fixed-factor-clock@&rjaes1_ick@a14ti,omap3-interface-clockj rng_ick@a14ti,omap3-interface-clockj sha11_ick@a14ti,omap3-interface-clockj des1_ick@a14ti,omap3-interface-clockj cam_mclk@f00ti,gate-clockkacam_ick@f10!ti,omap3-no-wait-interface-clock@rcsi2_96m_fck@f00ti,gate-clockrsecurity_l3_ickfixed-factor-clock?&rlpka_ick@a14ti,omap3-interface-clockl icr_ick@a10ti,omap3-interface-clockK des2_ick@a10ti,omap3-interface-clockK mspro_ick@a10ti,omap3-interface-clockK mailboxes_ick@a10ti,omap3-interface-clockK ssi_l4_ickfixed-factor-clock@&rssr1_fck@c00ti,wait-gate-clock rsr2_fck@c00ti,wait-gate-clock r sr_l4_ickfixed-factor-clock@&dpll2_fck@40ti,divider-clock'@rmdpll2_ck@4ti,omap3-dpll-clockm$@4rndpll2_m2_ck@44ti,divider-clocknDroiva2_ck@0ti,wait-gate-clockormodem_fck@a00ti,omap3-interface-clock rsad2d_ick@a10ti,omap3-interface-clock? rmad2d_ick@a18ti,omap3-interface-clock? rmspro_fck@a00ti,wait-gate-clock ssi_ssr_gate_fck_3430es2@a00 ti,composite-no-wait-gate-clock  rpssi_ssr_div_fck_3430es2@a40ti,composite-divider-clock  @$rqssi_ssr_fck_3430es2ti,composite-clockpqrrssi_sst_fck_3430es2fixed-factor-clockr&r hsotgusb_ick_3430es2@a10"ti,omap3-hsotgusb-interface-clockJ rssi_ick_3430es2@a10ti,omap3-ssi-interface-clocks r usim_gate_fck@c00ti,composite-gate-clockF  r~sys_d2_ckfixed-factor-clock&ruomap_96m_d2_fckfixed-factor-clockF&rvomap_96m_d4_fckfixed-factor-clockF&rwomap_96m_d8_fckfixed-factor-clockF&rxomap_96m_d10_fckfixed-factor-clockF& rydpll5_m2_d4_ckfixed-factor-clockt&rzdpll5_m2_d8_ckfixed-factor-clockt&r{dpll5_m2_d16_ckfixed-factor-clockt&r|dpll5_m2_d20_ckfixed-factor-clockt&r}usim_mux_fck@c40ti,composite-mux-clock(uvwxyz{|} @rusim_fckti,composite-clock~usim_ick@c10ti,omap3-interface-clockO  rdpll5_ck@d04ti,omap3-dpll-clock  $ L 4rdpll5_m2_ck@d50ti,divider-clock Prtsgx_gate_fck@b00ti,composite-gate-clock' rcore_d3_ckfixed-factor-clock'&rcore_d4_ckfixed-factor-clock'&rcore_d6_ckfixed-factor-clock'&romap_192m_alwon_fckfixed-factor-clock#&rcore_d2_ckfixed-factor-clock'&rsgx_mux_fck@b40ti,composite-mux-clock + @rsgx_fckti,composite-clocksgx_ick@b10ti,wait-gate-clock? rcpefuse_fck@a08ti,gate-clock rts_fck@a08ti,gate-clockA rusbtll_fck@a08ti,wait-gate-clockt rusbtll_ick@a18ti,omap3-interface-clockK rmmchs3_ick@a10ti,omap3-interface-clockK rmmchs3_fck@a00ti,wait-gate-clock rdss1_alwon_fck_3430es2@e00ti,dss-gate-clockardss_ick_3430es2@e10ti,omap3-dss-interface-clock@rusbhost_120m_fck@1400ti,gate-clocktrusbhost_48m_fck@1400ti,dss-gate-clock1rusbhost_ick@1410ti,omap3-dss-interface-clock@ruart4_fck@1000ti,wait-gate-clockPrclockdomainscore_l3_clkdmti,clockdomaindpll3_clkdmti,clockdomaindpll1_clkdmti,clockdomainper_clkdmti,clockdomainlemu_clkdmti,clockdomaingdpll4_clkdmti,clockdomainwkup_clkdmti,clockdomain$dss_clkdmti,clockdomaincore_l4_clkdmti,clockdomaincam_clkdmti,clockdomainiva2_clkdmti,clockdomaindpll2_clkdmti,clockdomainnd2d_clkdmti,clockdomain dpll5_clkdmti,clockdomainsgx_clkdmti,clockdomainusbhost_clkdmti,clockdomain counter@48320000ti,omap-counter32kH2  counter_32kinterrupt-controller@48200000ti,omap3-intcH rdma-controller@48056000"ti,omap3630-sdmati,omap3430-sdmaH`  `dmargpio@48310000ti,omap3-gpioH1gpio1 rgpio@49050000ti,omap3-gpioIgpio2 gpio@49052000ti,omap3-gpioI gpio3 gpio@49054000ti,omap3-gpioI@ gpio4 gpio@49056000ti,omap3-gpioI`!gpio5 rgpio@49058000ti,omap3-gpioI"gpio6 rserial@4806a000ti,omap3-uartH H12txrxuart1lFdefaultTserial@4806c000ti,omap3-uartHI34txrxuart2lFdefaultTserial@49020000ti,omap3-uartIJ56txrxuart3lFdefaultTi2c@48070000 ti,omap3-i2cH8txrx+i2c1FdefaultT'@twl@48H  ti,twl4030FdefaultTaudioti,twl4030-audiocodecrtcti,twl4030-rtc bciti,twl4030-bci +9 Evacwatchdogti,twl4030-wdtregulator-vaux1ti,twl4030-vaux1regulator-vaux2ti,twl4030-vaux2regulator-vaux3ti,twl4030-vaux3regulator-vaux4ti,twl4030-vaux4regulator-vdd1ti,twl4030-vdd1 ' regulator-vdacti,twl4030-vdacw@w@regulator-vioti,twl4030-vioregulator-vintana1ti,twl4030-vintana1regulator-vintana2ti,twl4030-vintana2regulator-vintdigti,twl4030-vintdigregulator-vmmc1ti,twl4030-vmmc1:0rregulator-vmmc2ti,twl4030-vmmc2:0regulator-vusb1v5ti,twl4030-vusb1v5rregulator-vusb1v8ti,twl4030-vusb1v8rregulator-vusb3v1ti,twl4030-vusb3v1rregulator-vpll1ti,twl4030-vpll1regulator-vpll2ti,twl4030-vpll2w@w@ vdds_dsiregulator-vsimti,twl4030-vsimw@-rgpioti,twl4030-gpio Vrtwl4030-usbti,twl4030-usb bp~rpwmti,twl4030-pwmpwmledti,twl4030-pwmledpwrbuttonti,twl4030-pwrbuttonkeypadti,twl4030-keypadmadcti,twl4030-madcri2c@48072000 ti,omap3-i2cH 9txrx+i2c2i2c@48060000 ti,omap3-i2cH=txrx+i2c3FdefaultTreeprom@50 ti,eepromPmailbox@48094000ti,omap3-mailboxmailboxH @dsp  spi@48098000ti,omap2-mcspiH A+mcspi1&@#$%&'()* tx0rx0tx1rx1tx2rx2tx3rx3spi@4809a000ti,omap2-mcspiH B+mcspi2& +,-.tx0rx0tx1rx1spi@480b8000ti,omap2-mcspiH [+mcspi3& tx0rx0tx1rx1spi@480ba000ti,omap2-mcspiH 0+mcspi4&FGtx0rx01w@480b2000 ti,omap3-1wH :hdq1wmmc@4809c000ti,omap3-hsmmcH Smmc14=>txrxAFdefaultTNZj t }mmc@480b4000ti,omap3-hsmmcH @Vmmc2/0txrxFdefaultTNj+wlcore@2 ti,wl1835 mmc@480ad000ti,omap3-hsmmcH ^mmc3MNtxrx disabledmmu@480bd400ti,omap2-iommuH mmu_ispr mmu@5d000000ti,omap2-iommu]mmu_iva disabledwdt@48314000 ti,omap3-wdtH1@ wd_timer2mcbsp@48074000ti,omap3-mcbspH@mpu ;< commontxrxmcbsp1 txrxfck disabledmcbsp@49022000ti,omap3-mcbspI I mpusidetone>?commontxrxsidetonemcbsp2mcbsp2_sidetone!"txrxfckickokayFdefaultTrmcbsp@49024000ti,omap3-mcbspI@I mpusidetoneYZcommontxrxsidetonemcbsp3mcbsp3_sidetonetxrxfckick disabledmcbsp@49026000ti,omap3-mcbspI`mpu 67 commontxrxmcbsp4txrxfck disabledmcbsp@48096000ti,omap3-mcbspH `mpu QR commontxrxmcbsp5txrxfck disabledsham@480c3000ti,omap3-shamshamH 0d1Erxtimer@48318000ti,omap3430-timerH1%timer1timer@49032000ti,omap3430-timerI &timer2timer@49034000ti,omap3430-timerI@'timer3timer@49036000ti,omap3430-timerI`(timer4timer@49038000ti,omap3430-timerI)timer5timer@4903a000ti,omap3430-timerI*timer6timer@4903c000ti,omap3430-timerI+timer7timer@4903e000ti,omap3430-timerI,timer8timer@49040000ti,omap3430-timerI-timer9timer@48086000ti,omap3430-timerH`.timer10timer@48088000ti,omap3430-timerH/timer11timer@48304000ti,omap3430-timerH0@_timer12usbhstll@48062000 ti,usbhs-tllH N usb_tll_hsusbhshost@48064000ti,usbhs-hostH@ usb_host_hs+ +ehci-phyohci@48064400ti,ohci-omap3HDL6ehci@48064800 ti,ehci-omapHHMNgpmc@6e000000ti,omap3430-gpmcgpmcnrxtxS_+ FdefaultT 0,rnand@0,0ti,omap2-nand  qmicron,mt29c4g96mazbch8,,",)(86G@VRgRx(+okayonenand@0,0ti,omap2-onenand ``  8`$)`VrgrGZ2 Lc}xZ.+ disabledethernet@gpmcsmsc,lan9221smsc,lan9115*$  8*$)$V<g6G$2Lcx* FdefaultT  usb_otg_hs@480ab000ti,omap3-musbH \]mcdma usb_otg_hs,7? HWN _usb2-phyi2dss@48050000 ti,omap3-dssHok dss_corefck+dispc@48050400ti,omap3-dispcH dss_dispcfckencoder@4804fc00 ti,omap3-dsiHH@H protophypll disabled dss_dsi1 fcksys_clkencoder@48050800ti,omap3-rfbiH disabled dss_rfbifckickencoder@48050c00ti,omap3-vencH  disabled dss_vencfcktv_dac_clkportendpointorssi-controller@48058000 ti,omap3-ssissiokHHsysgddGgdd_mpu+ r   ssi_ssr_fckssi_sst_fckssi_ickssi-port@4805a000ti,omap3-ssi-portHHtxrxCDssi-port@4805b000ti,omap3-ssi-portHHtxrxEFserial@49042000ti,omap3-uartI PQRtxrxuart4lregulator-abb-mpu ti,abb-v1 abb_mpu_iva+H0rH0hbase-addressint-address`sO7pinmux@480025a0 ti,omap3-padconfpinctrl-singleH%\+ )FdefaultT pinmux_hsusbb1_pins`^:8L N < > @ B D F H J r pinmux_leds_pins^TVXrpinmux_mmc1_cd_pins^Zrisp@480bc000 ti,omap3-ispH H  zports+bandgap@48002524H%$ti,omap36xx-bandgaprtarget-module@480cb000ti,sysc-omap3630-srti,syscsmartreflex_coreH 8sysc  fck+ H smartreflex@0ti,omap3-smartreflex-coretarget-module@480c9000ti,sysc-omap3630-srti,syscsmartreflex_mpu_ivaH 8sysc fck+ H smartreflex@480c9000ti,omap3-smartreflex-mpu-ivathermal-zonescpu_thermal  * 8N  Ememory@80000000xmemory soundti,omap-twl4030 Uigep2 ^regulator-vdd33regulator-fixedvdd33 gregulator-vddvarioregulator-fixed vddvario grregulator-vdd33aregulator-fixedvdd33a grledsFdefaultT gpio-ledsboot {omap3:green:boot w onuser0 {omap3:red:user0 w offuser1 {omap3:red:user1 w offuser2 {omap3:green:user1 whsusb1_power_regregulator-fixed hsusb1_vbus2Z2Z  prhsusb1_phyusb-nop-xceiv  rencoder ti,tfp410 ports+port@0endpointorport@1endpointorconnectordvi-connector {dvi  portendpointorregulator-lbep5clwmc-wlenregulator-fixedregulator-lbep5clwmc-wlen2Z2Z   r compatibleinterrupt-parent#address-cells#size-cellsmodelstdout-pathi2c0i2c1i2c2serial0serial1serial2serial3device_typeregclocksclock-namesclock-latencyoperating-pointsinterruptsti,hwmodsranges#pinctrl-cells#interrupt-cellsinterrupt-controllerpinctrl-single,register-widthpinctrl-single,function-maskpinctrl-namespinctrl-0pinctrl-single,pinsphandlesysconregulator-nameregulator-min-microvoltregulator-max-microvolt#clock-cellsti,bit-shiftdmasdma-namesclock-frequencyti,max-divti,index-starts-at-oneclock-multclock-divti,set-bit-to-disableti,clock-multti,clock-divti,set-rate-parentti,index-power-of-twoti,low-power-stopti,lockti,low-power-bypassti,dividers#dma-cellsdma-channelsdma-requeststi,gpio-always-ongpio-controller#gpio-cellsinterrupts-extendedbci3v1-supplyio-channelsio-channel-namesti,use-ledsusb1v5-supplyusb1v8-supplyusb3v1-supplyusb_mode#phy-cells#pwm-cellskeypad,num-rowskeypad,num-columns#io-channel-cells#mbox-cellsti,mbox-num-usersti,mbox-num-fifosti,mbox-txti,mbox-rxti,spi-num-csti,dual-voltpbias-supplyvmmc-supplyvmmc_aux-supplybus-widthcd-gpioswp-gpiosnon-removablestatus#iommu-cellsti,#tlb-entriesreg-namesinterrupt-namesti,buffer-size#sound-dai-cellsti,timer-alwonti,timer-dspti,timer-pwmti,timer-secureport1-moderemote-wakeup-connectedphysgpmc,num-csgpmc,num-waitpinslinux,mtd-namenand-bus-widthgpmc,device-widthti,nand-ecc-optgpmc,sync-clk-psgpmc,cs-on-nsgpmc,cs-rd-off-nsgpmc,cs-wr-off-nsgpmc,adv-on-nsgpmc,adv-rd-off-nsgpmc,adv-wr-off-nsgpmc,we-off-nsgpmc,oe-off-nsgpmc,access-nsgpmc,rd-cycle-nsgpmc,wr-cycle-nsgpmc,wr-access-nsgpmc,wr-data-mux-bus-nsgpmc,sync-readgpmc,sync-writegpmc,burst-lengthgpmc,burst-wrapgpmc,burst-readgpmc,burst-writegpmc,mux-add-datagpmc,oe-on-nsgpmc,we-on-nsgpmc,page-burst-access-nsgpmc,bus-turnaround-nsgpmc,cycle2cycle-delay-nsgpmc,wait-monitoring-nsgpmc,clk-activation-nsbank-widthgpmc,cycle2cycle-samecsengpmc,cycle2cycle-diffcsenvddvario-supplyvdd33a-supplyreg-io-widthsmsc,save-mac-addressmultipointnum-epsram-bitsinterface-typeusb-phyphy-namespowerremote-endpointdata-linesti,tranxdone-status-maskti,settling-timeti,clock-cyclesti,abb_infoiommusti,phy-type#thermal-sensor-cellsti,sysc-maskti,sysc-sidlepolling-delay-passivepolling-delaycoefficientsthermal-sensorsti,modelti,mcbspregulator-always-onlabeldefault-stategpiostartup-delay-usreset-gpiosvcc-supplypowerdown-gpiosdigitalddc-i2c-busenable-active-high