ɦ8<( jti,omap5-uevmti,omap5&7TI OMAP5 uEVM boardchosen=/ocp/serial@48020000aliasesI/ocp/i2c@48070000N/ocp/i2c@48072000S/ocp/i2c@48060000X/ocp/i2c@4807a000]/ocp/i2c@4807c000b/ocp/serial@4806a000j/ocp/serial@4806c000r/ocp/serial@48020000z/ocp/serial@4806e000/ocp/serial@48066000/ocp/serial@48068000 /connector1/ocp/usbhshost@4a064000/ehci@4a064c00/usbether@3cpuscpu@0cpuarm,cortex-a15B@,`cpucpu@1cpuarm,cortex-a15B@,`cputhermal-zonescpu_thermal -=Atripscpu_alertJVpassivecpu_critJHV criticalcooling-mapsmap0a fgpu_thermal -=uPtripsgpu_critJHV criticalcore_thermal -=tripscore_critJHV criticaltimerarm,armv7-timer0u   &pmuarm,cortex-a15-pmuuinterrupt-controller@48211000arm,cortex-a15-gic@H!H! H!@ H!` &interrupt-controller@48281000&ti,omap5-wugen-mputi,omap4-wugen-mpuH(&socti,omap-inframpu ti,omap4-mpumpuocpti,omap5-l3-nocsimple-busl3_main_1l3_main_2l3_main_30D D0E@u  l4@4a000000ti,omap5-l4-cfgsimple-bus J"scm@2000ti,omap5-scm-coresimple-bus   scm_conf@0sysconscm@2800%ti,omap5-scm-padconf-coresimple-bus (pinmux@40 ti,omap5-padconfpinctrl-single@default rpinmux_twl6040_pins~gpinmux_mcpdm_pins(B\^`b|pinmux_mcbsp1_pins LN PR ~pinmux_mcbsp2_pins TVXZpinmux_i2c1_pins_pinmux_mcspi2_pins npinmux_mcspi3_pins xz|~opinmux_mmc3_pins0dfhjlnypinmux_wlan_pins|palmas_msecure_pins@apinmux_usbhost_pins0pn pinmux_led_gpio_pins pinmux_uart1_pins `bdfppinmux_uart3_pinsqpinmux_uart5_pins prtvspinmux_dss_hdmi_pinspinmux_tpd12s015_pinspinmux_evm_keys_gpio_pinsvpinmux_i2c5_pinsmpinmux_mmc1_pinsvomap5_padconf_global@5a0sysconsimple-bus  pbias_regulator@60ti,pbias-omap5ti,pbias-omap`2 pbias_mmc_omap59pbias_mmc_omap5Hw@`2Ztcm_core_aon@4000 ti,omap5-cm-core-aonsimple-bus@  @ clockspad_clks_src_ckx fixed-clock pad_clks_ck@108xti,gate-clock *secure_32k_clk_src_ckx fixed-clockslimbus_src_clkx fixed-clock slimbus_clk@108xti,gate-clock  $sys_32k_ckx fixed-clock;virt_12000000_ckx fixed-clock>virt_13000000_ckx fixed-clock]@?virt_16800000_ckx fixed-clockY@virt_19200000_ckx fixed-clock$Avirt_26000000_ckx fixed-clockBvirt_27000000_ckx fixed-clockCvirt_38400000_ckx fixed-clockIDxclk60mhsp1_ckx fixed-clockxclk60mhsp2_ckx fixed-clockdpll_abe_ck@1e0xti,omap4-dpll-m4xen-clockdpll_abe_x2_ckxti,omap4-dpll-x2-clockdpll_abe_m2x2_ck@1f0xti,divider-clockabe_24m_fclkxfixed-factor-clock&abe_clk@108xti,divider-clock%abe_iclk@528xti,divider-clock(abe_lp_clk_divxfixed-factor-clockEdpll_abe_m3x2_ck@1f4xti,divider-clockdpll_core_byp_mux@12cx ti,mux-clock,dpll_core_ck@120xti,omap4-dpll-core-clock $,(dpll_core_x2_ckxti,omap4-dpll-x2-clockdpll_core_h21x2_ck@150xti,divider-clock?Pc2c_fclkxfixed-factor-clockc2c_iclkxfixed-factor-clockdpll_core_h11x2_ck@138xti,divider-clock?8dpll_core_h12x2_ck@13cxti,divider-clock?<dpll_core_h13x2_ck@140xti,divider-clock?@dpll_core_h14x2_ck@144xti,divider-clock?D<dpll_core_h22x2_ck@154xti,divider-clock?Tdpll_core_h23x2_ck@158xti,divider-clock?Xdpll_core_h24x2_ck@15cxti,divider-clock?\dpll_core_m2_ck@130xti,divider-clock0dpll_core_m3x2_ck@134xti,divider-clock4Giva_dpll_hs_clk_divxfixed-factor-clockdpll_iva_byp_mux@1acx ti,mux-clockdpll_iva_ck@1a0xti,omap4-dpll-clock Ep}@dpll_iva_x2_ckxti,omap4-dpll-x2-clockdpll_iva_h11x2_ck@1b8xti,divider-clock?  ` dpll_iva_h12x2_ck@1bcxti,divider-clock?! $!mpu_dpll_hs_clk_divxfixed-factor-clock"dpll_mpu_ck@160xti,omap5-mpu-dpll-clock"`dlhdpll_mpu_m2_ck@170xti,divider-clockpper_dpll_hs_clk_divxfixed-factor-clock+usb_dpll_hs_clk_divxfixed-factor-clock1l3_iclk_div@100xti,divider-clock#gpu_l3_iclkxfixed-factor-clock#l4_root_clk_div@100xti,divider-clock#slimbus1_slimbus_clk@560xti,gate-clock$ `aess_fclk@528xti,divider-clock%(mcasp_sync_mux_ck@540x ti,mux-clock &'(@)mcasp_gfclk@540x ti,mux-clock )*$@dummy_ckx fixed-clockclockdomainsmpu_cm@300 ti,omap4-cm clk@20 ti,clkctrl xdsp_cm@400 ti,omap4-cm clk@20 ti,clkctrl xabe_cm@500 ti,omap4-cm clk@20 ti,clkctrl dxcm_core@8000ti,omap5-cm-coresimple-bus0 0clocksdpll_per_byp_mux@14cx ti,mux-clock+L,dpll_per_ck@140xti,omap4-dpll-clock,@DLH-dpll_per_x2_ckxti,omap4-dpll-x2-clock-.dpll_per_h11x2_ck@158xti,divider-clock.?X4dpll_per_h12x2_ck@15cxti,divider-clock.?\dpll_per_h14x2_ck@164xti,divider-clock.?d=dpll_per_m2_ck@150xti,divider-clock-P6dpll_per_m2x2_ck@150xti,divider-clock.P5dpll_per_m3x2_ck@154xti,divider-clock.THdpll_unipro1_ck@200xti,omap4-dpll-clock /dpll_unipro1_clkdcoldoxfixed-factor-clock/9dpll_unipro1_m2_ck@210xti,divider-clock/:dpll_unipro2_ck@1c0xti,omap4-dpll-clock0dpll_unipro2_clkdcoldoxfixed-factor-clock0dpll_unipro2_m2_ck@1d0xti,divider-clock0dpll_usb_byp_mux@18cx ti,mux-clock12dpll_usb_ck@180xti,omap4-dpll-j-type-clock23dpll_usb_clkdcoldoxfixed-factor-clock3dpll_usb_m2_ck@190xti,divider-clock37func_128m_clkxfixed-factor-clock4func_12m_fclkxfixed-factor-clock5func_24m_clkxfixed-factor-clock6(func_48m_fclkxfixed-factor-clock5func_96m_fclkxfixed-factor-clock58l3init_60m_fclk@104xti,divider-clock7iss_ctrlclk@1320xti,gate-clock8 lli_txphy_clk@f20xti,gate-clock9 lli_txphy_ls_clk@f20xti,gate-clock:  usb_phy_cm_clk32k@640xti,gate-clock;@fdif_fclk@1328xti,divider-clock4(gpu_core_gclk_mux@1520x ti,mux-clock<= gpu_hyd_gclk_mux@1520x ti,mux-clock<= hsi_fclk@1638xti,divider-clock58clockdomainsl3init_clkdmti,clockdomain3l3main1_cm@700 ti,omap4-cm clk@20 ti,clkctrl xl3main2_cm@800 ti,omap4-cm clk@20 ti,clkctrl xipu_cm@900 ti,omap4-cm   clk@20 ti,clkctrl xdma_cm@a00 ti,omap4-cm   clk@20 ti,clkctrl xemif_cm@b00 ti,omap4-cm   clk@20 ti,clkctrl xl4cfg_cm@d00 ti,omap4-cm   clk@20 ti,clkctrl xl3instr_cm@e00 ti,omap4-cm clk@20 ti,clkctrl xl4per_cm@1000 ti,omap4-cm clk@20 ti,clkctrl \xdss_cm@1400 ti,omap4-cm clk@20 ti,clkctrl xl3init_cm@1600 ti,omap4-cm clk@20 ti,clkctrl xl4@4ae00000ti,omap5-l4-wkupsimple-bus Jcounter@4000ti,omap-counter32k@@ counter_32kprm@6000ti,omap5-prmsimple-bus`0 u  `0clockssys_clkin@110x ti,mux-clock>?@ABCDabe_dpll_bypass_clk_mux@108x ti,mux-clock;abe_dpll_clk_mux@10cx ti,mux-clock; custefuse_sys_gfclk_divxfixed-factor-clockdss_syc_gfclk_divxfixed-factor-clock'wkupaon_iclk_mux@108x ti,mux-clockEFl3instr_ts_gclk_divxfixed-factor-clockFclockdomainswkupaon_cm@1900 ti,omap4-cm clk@20 ti,clkctrl \xscrm@a000ti,omap5-scrm clocksauxclk0_src_gate_ck@310x ti,composite-no-wait-gate-clockGIauxclk0_src_mux_ck@310xti,composite-mux-clock GHJauxclk0_src_ckxti,composite-clockIJKauxclk0_ck@310xti,divider-clockKXauxclk1_src_gate_ck@314x ti,composite-no-wait-gate-clockGLauxclk1_src_mux_ck@314xti,composite-mux-clock GHMauxclk1_src_ckxti,composite-clockLMNauxclk1_ck@314xti,divider-clockNYauxclk2_src_gate_ck@318x ti,composite-no-wait-gate-clockGOauxclk2_src_mux_ck@318xti,composite-mux-clock GHPauxclk2_src_ckxti,composite-clockOPQauxclk2_ck@318xti,divider-clockQZauxclk3_src_gate_ck@31cx ti,composite-no-wait-gate-clockGRauxclk3_src_mux_ck@31cxti,composite-mux-clock GHSauxclk3_src_ckxti,composite-clockRSTauxclk3_ck@31cxti,divider-clockT[auxclk4_src_gate_ck@320x ti,composite-no-wait-gate-clockG Uauxclk4_src_mux_ck@320xti,composite-mux-clock GH Vauxclk4_src_ckxti,composite-clockUVWauxclk4_ck@320xti,divider-clockW \auxclkreq0_ck@210x ti,mux-clockXYZ[\auxclkreq1_ck@214x ti,mux-clockXYZ[\auxclkreq2_ck@218x ti,mux-clockXYZ[\auxclkreq3_ck@21cx ti,mux-clockXYZ[\clockdomainspinmux@c840 ti,omap5-padconfpinctrl-single@<default]pinmux_palmas_sys_nirq_pins(`pinmux_usbhost_wkup_pins]pinmux_wlcore_irq_pinzomap5_scm_wkup_pad_conf@cda0&ti,omap5-scm-wkup-pad-confsimple-bus͠` ͠`scm_conf@0sysconsimple-bus` `clocks@0fref_xtal_ckxti,gate-clockkocmcram@40300000 mmio-sram@0dma-controller@4a056000ti,omap4430-sdmaJ`0u   + 8 dma_system^gpio@4ae10000ti,omap4-gpioJ ugpio1EWg{gpio@48055000ti,omap4-gpioHP ugpio2Wggpio@48057000ti,omap4-gpioHp ugpio3Wggpio@48059000ti,omap4-gpioH u gpio4Wggpio@4805b000ti,omap4-gpioH u!gpio5Wglgpio@4805d000ti,omap4-gpioH u"gpio6Wggpio@48051000ti,omap4-gpioH u#gpio7Wggpio@48053000ti,omap4-gpioH0 uygpio8Wgp234s| gpio8_234/msecuregpmc@50000000ti,omap4430-gpmcP u^rxtxgpmc#fckWgi2c@48070000 ti,omap4-i2cH u8i2c1default_palmas@48 ti,palmas uHdefault`acgpioti,palmas-gpioWgbpalmas_usbti,palmas-usb-vid( 2bpalmas_clk32k@1ti,palmas-clk32kgaudioxjrtcti,palmas-rtc&cu;Xgpadcti,palmas-gpadcu~ palmas_pmicti,palmas-pmic&cu short-irqdddd.d>dNdddzddeededdfddregulatorssmps1239smps123H '``"6smps459smps45H '`0"6smps69smps6Hp`p"6smps79smps7Hw@`w@"6hsmps89smps8H '`0"6smps99smps9H ` Hismps10_out2 9smps10_out2HLK@`LK@"6smps10_out1 9smps10_out1HLK@`LK@ldo19ldo1Hw@`w@ldo29ldo2H*`* Vdisabledldo39ldo3H```6 Vdisabledldo49ldo4Hw@`w@ldo59ldo5Hw@`w@"6ldo69ldo6HO`O"6ldo79ldo7H` Vdisabledldo89ldo8H-`-6 Vdisabledldo99ldo9Hw@`-6uldoln9ldolnHw@`w@"6ldousb9ldousbH1P`1P"6regen39regen3"6palmas_power_buttonti,palmas-pwrbutton&cu]twl@4b ti,twl6040xKdefaultg uwkhvijk clk32kmclk l }eeprom@50 atmel,24c02Pi2c@48072000 ti,omap4-i2cH  u9i2c2i2c@48060000 ti,omap4-i2cH u=i2c3i2c@4807a000 ti,omap4-i2cH u>i2c4i2c@4807c000 ti,omap4-i2cH u<i2c5defaultmgpio@22 ti,tca6424"Wgspinlock@4a0f6000ti,omap4-hwspinlockJ` spinlockspi@48098000ti,omap4-mcspiH  uAmcspi1@^#^$^%^&^'^(^)^* tx0rx0tx1rx1tx2rx2tx3rx3spi@4809a000ti,omap4-mcspiH  uBmcspi2 ^+^,^-^.tx0rx0tx1rx1defaultnspi@480b8000ti,omap4-mcspiH  u[mcspi3^^tx0rx0defaultospi@480ba000ti,omap4-mcspiH  u0mcspi4^F^Gtx0rx0serial@4806a000ti,omap4-uartH uHuart1ldefaultpserial@4806c000ti,omap4-uartH uIuart2lserial@48020000ti,omap4-uartH uJuart3ldefaultqJrserial@4806e000ti,omap4-uartH uFuart4lserial@48066000ti,omap4-uartH` uiuart5ldefaultsserial@48068000ti,omap4-uartH ujuart6lmmc@4809c000ti,omap4-hsmmcH  uSmmc1^=^>txrxtudefaultv lmmc@480b4000ti,omap4-hsmmcH @ uVmmc2^/^0txrxf&mmc@480ad000ti,omap4-hsmmcH  u^mmc3^M^Ntxrxw7x)Bdefaulty^rjwlcore@2 ti,wl1837defaultz&{uUmmc@480d1000ti,omap4-hsmmcH  u`mmc4^9^:txrx Vdisabledmmc@480d5000ti,omap4-hsmmcH P u;mmc5^;^<txrx Vdisabledmmu@4a066000ti,omap4-iommuJ` ummu_dspimmu@55082000ti,omap4-iommuU  udmmu_ipuivkeypad@4ae1c000ti,omap4-keypadJkbdmcpdm@40132000ti,omap4-mcpdm@ I mpudma upmcpdm^A^Bup_linkdn_linkVokaydefault|}pdmclkdmic@4012e000ti,omap4-dmic@Impudma urdmic^Cup_link Vdisabledmcbsp@40122000ti,omap4-mcbsp@ I mpudma ucommonmcbsp1^!^"txrxVokaydefault~mcbsp@40124000ti,omap4-mcbsp@@I@mpudma ucommonmcbsp2^^txrxVokaydefaultmcbsp@40126000ti,omap4-mcbsp@`I`mpudma ucommonmcbsp3^^txrx Vdisabledmailbox@4a0f4000ti,omap4-mailboxJ@ umailboxmbox_ipu  mbox_dsp  timer@4ae18000ti,omap5430-timerJ u%timer1 fcktimer@48032000ti,omap5430-timerH  u&timer2timer@48034000ti,omap5430-timerH@ u'timer3timer@48036000ti,omap5430-timerH` u(timer4timer@40138000ti,omap5430-timer@I u)timer5timer@4013a000ti,omap5430-timer@I u*timer6timer@4013c000ti,omap5430-timer@I u+timer7timer@4013e000ti,omap5430-timer@I u,timer8timer@4803e000ti,omap5430-timerH u-timer9timer@48086000ti,omap5430-timerH` u.timer10timer@48088000ti,omap5430-timerH u/timer11wdt@4ae14000ti,omap5-wdtti,omap3-wdtJ@ uP wd_timer2dmm@4e000000 ti,omap5-dmmN uqdmmemif@4c000000 ti,emif-4d5emif1'L un0G\emif@4d000000 ti,emif-4d5emif2'M uo0G\omap_dwc3@4a020000ti,dwc3 usb_otg_ssJ u]oydwc3@4a030000 snps,dwc3J$u\\]peripheralhostotgusb2-phyusb3-phy peripheralocp2scp@4a080000ti,omap-ocp2scpJ  ocp2scp1usb2phy@4a084000 ti,omap-usb2J@|wkupclkrefclkusb3phy@4a084400 ti,omap-usb3JDJHdJL@phy_rxphy_txpll_ctrlpwkupclksysclkrefclkusbhstll@4a062000 ti,usbhs-tllJ  uN usb_tll_hsusbhshost@4a064000ti,usbhs-hostJ@ usb_host_hs 3refclk_60m_intrefclk_60m_ext_p1refclk_60m_ext_p2 ehci-hsic ehci-hsicohci@4a064800ti,ohci-omap3JH uLehci@4a064c00 ti,ehci-omapJL uM hub@2 usb424,3503usbether@3 usb424,9730bandgap@4a0021e0 J! J#, J#,J#< u~ti,omap5430-bandgapocp2scp@4a090000ti,omap-ocp2scpJ  ocp2scp3phy@4a096000ti,phy-pipe3-sataJ `J ddJ h@phy_rxphy_txpll_ctrlthsysclkrefclksata@4a141100snps,dwc-ahciJJ u6 sata-phy hsata dss@58000000 ti,omap5-dssXVok dss_core fckdispc@58001000ti,omap5-dispcX u dss_dispc fckencoder@58002000ti,omap5-rfbiX  Vdisabled dss_rfbi#fckickencoder@58004000 ti,omap5-dsiX@XB@XC@protophypll u5 Vdisabled dss_dsi1  fcksys_clkencoder@58005000 ti,omap5-dsiXX@X@protophypll u7 Vdisabled dss_dsi2  fcksys_clkencoder@58060000ti,omap5-hdmi XXXXwppllphycore ueVok dss_hdmi  fcksys_clk^L audio_txdefault portendpoint !regulator-abb-mpu ti,abb-v29abb_mpu 12 B J|J`J!J3base-addressint-addressefuse-addressldo-address R k 0 ,regulator-abb-mm ti,abb-v29abb_mm 12 B J|J`J!J3base-addressint-addressefuse-addressldo-address R k 0 fixedregulator-vmainregulator-fixed9vmainHLK@`LK@fixedregulator-vsys_cobraregulator-fixed 9vsys_cobra HLK@`LK@dfixedregulator-vdds_1v8_mainregulator-fixed9vdds_1v8_main hHw@`w@efixedregulator-mmcsdregulator-fixed 9vmmcsd_fixedH-`-fsdhci0_pwrseqmmc-pwrseq-simplej ext_clockxfixedregulator-mmcsdioregulator-fixed9vmmcsdio_fixedHw@`w@ l  pdefaultwhsusb2_phyusb-nop-xceiv Y main_clk$hsusb3_phyusb-nop-xceiv encoder ti,tpd12s015default$|portsport@0endpoint !port@1endpoint !connectorhdmi-connector hdmibportendpoint !soundti,abe-twl6040 omap5-uevm  $  } Headset StereophoneHSOLHeadset StereophoneHSORLine OutAUXLLine OutAUXRHSMICHeadset MicHeadset MicHeadset Mic BiasAFMLLine InAFMRLine Inmemory@80000000memoryleds gpio-ledsled1 omap5:blue:usr1 |l heartbeat 4offevm_keys gpio-keysdefaultbtn1 BTN1 B |] M X2evm_leds gpio-ledsled1 omap5:red:led | mmc0 4offled2 omap5:green:led | mmc1 4offled3 omap5:blue:led | mmc2 4offled4 omap5:green:led1 | heartbeat 4offled5 omap5:green:led2 | default-on 4offled6 omap5:green:led3 | heartbeat 4offled7 omap5:green:led4 | default-on 4offled8 omap5:green:led5 | heartbeat 4off #address-cells#size-cellscompatibleinterrupt-parentmodelstdout-pathi2c0i2c1i2c2i2c3i2c4serial0serial1serial2serial3serial4serial5display0ethernetdevice_typeregoperating-pointsclocksclock-namesclock-latency#cooling-cellscpu0-supplyphandlepolling-delay-passivepolling-delaythermal-sensorscoefficientstemperaturehysteresistripcooling-deviceinterruptsinterrupt-controller#interrupt-cellsti,hwmodssramranges#pinctrl-cellspinctrl-single,register-widthpinctrl-single,function-maskpinctrl-namespinctrl-0pinctrl-single,pinssysconregulator-nameregulator-min-microvoltregulator-max-microvolt#clock-cellsclock-frequencyti,bit-shiftti,max-divti,index-starts-at-oneclock-multclock-divti,index-power-of-twoti,dividersassigned-clocksassigned-clock-rates#dma-cellsdma-channelsdma-requeststi,gpio-always-ongpio-controller#gpio-cellsgpio-hoggpiosoutput-highline-namedmasdma-namesgpmc,num-csgpmc,num-waitpinsti,system-power-controllerti,mux-pad1ti,mux-pad2ti,enable-vbus-detectionti,enable-id-detectionti,wakeupid-gpiosti,backup-battery-chargeableti,backup-battery-charge-high-current#io-channel-cellsti,channel0-current-microampti,channel3-current-microampinterrupt-namesti,ldo6-vibratorsmps123-in-supplysmps45-in-supplysmps6-in-supplysmps7-in-supplysmps8-in-supplysmps9-in-supplysmps10_out2-in-supplysmps10_out1-in-supplyldo1-in-supplyldo2-in-supplyldo3-in-supplyldo4-in-supplyldo5-in-supplyldo6-in-supplyldo7-in-supplyldo8-in-supplyldo9-in-supplyldoln-in-supplyldousb-in-supplyregulator-always-onregulator-boot-onti,smps-rangestatuswakeup-sourcevio-supplyv2v1-supplyenable-active-highti,audpwron-gpio#hwlock-cellsti,spi-num-csinterrupts-extendedti,dual-voltti,needs-special-resetpbias-supplyvmmc-supplybus-widthcd-gpiosti,non-removablemmc-pwrseqcap-power-off-cardref-clock-frequency#iommu-cellsti,iommu-bus-err-backreg-namesti,buffer-size#mbox-cellsti,mbox-num-usersti,mbox-num-fifosti,mbox-txti,mbox-rxti,timer-alwonti,timer-dspti,timer-pwmti,no-idle-on-initphy-typehw-caps-read-idle-ctrlhw-caps-ll-interfacehw-caps-temp-alertutmi-modeextconvbus-supplyphysphy-namesdr_modesyscon-phy-power#phy-cellsport2-modeport3-moderemote-wakeup-connected#thermal-sensor-cellsports-implementedvdda-supplyremote-endpointti,settling-timeti,clock-cyclesti,tranxdone-status-maskti,ldovbb-override-maskti,ldovbb-vset-maskti,abb_infovin-supplystartup-delay-usreset-gpioslabelti,modelti,jack-detectionti,mclk-freqti,mcpdmti,twl6040ti,audio-routinglinux,default-triggerdefault-statelinux,codeautorepeatdebounce-interval