Ð þíÈÐ8¾°( ¾x #,Inforce 6640 Single Board Computer.2inforce,ifc6640qcom,apq8096-sbcqcom,apq8096=#IchosenWserial0:115200n8clocksxo-board 2fixed-clockcp$ø €xo_board“csleep-clk 2fixed-clockcpü €sleep_clkcpus cpu@0›cpu 2qcom,kryo§«psci¹ÉÜ“l2-cache2cacheí“cpu@1›cpu 2qcom,kryo§«psci¹ÉÜ“cpu@100›cpu 2qcom,kryo§«psci¹ÉÜ“l2-cache2cacheí“cpu@101›cpu 2qcom,kryo§«psci¹ÉÜ“cpu-mapcluster0core0ùcore1ùcluster1core0ùcore1ùidle-statesýpscicpu-sleep-02arm,idle-state standalone-power-collapse1‚BPR,“firmwarescm2qcom,scm-msm8996c 0hwlock2qcom,tcsr-mutex s z“memory›memory§etm2qcom,coresight-remote-etmout-portsportendpointˆ “Fpsci 2arm,psci-1.0²smcreserved-memory ˜mba@91500000§‘P Ÿslpi@90b00000§�° Ÿvenus@90400000§�@pŸ“?adsp@8ea00000§Ž  Ÿ“zmpss@88800000§ˆ€ Ÿsmem-mem@86000000§† Ÿ“memory@85800000§…€€Ÿmemory@86200000§† `Ÿrmtfs@867000002qcom,rmtfs-mem¦ « Ÿ¸Çgpu@8f2000002shared-dma-pool§�° Ÿ“ rpm-glink2qcom,glink-rpm ѨÜ í rpm-requests2qcom,rpm-msm8996 ôrpm_requestsqcom,rpmcc2qcom,rpmcc-msm8996c“power-controller2qcom,msm8996-rpmpdopp-table2operating-points-v2“opp10opp20opp30opp40opp50opp60pm8994-regulators2qcom,rpm-pm8994-regulators:HVdr€Žœª¸ÇÖåû #4J`os3 �vreg_s3a_1p3�Ö ¨Ö “s4 �vreg_s4a_1p8�w@¨w@À“s5�vreg_s5a_2p15� Îp¨ Îp“s7 �vreg_s7a_1p0� 5¨ 5l1 �vreg_l1a_1p0�B@¨B@l2�vreg_l2a_1p25�ШÐl3�vreg_l3a_0p875� øP¨ øPl4�vreg_l4a_1p225�±(¨±(l6 �vreg_l6a_1p2�O€¨O€l8 �vreg_l8a_1p8�w@¨w@l9 �vreg_l9a_1p8�w@¨w@l10�vreg_l10a_1p8�w@¨w@l11�vreg_l11a_1p15�Œ0¨Œ0l12�vreg_l12a_1p8�w@¨w@“:l13�vreg_l13a_2p95�w@¨-p“el14�vreg_l14a_1p8�w@¨w@l15�vreg_l15a_1p8�w@¨w@l16�vreg_l16a_2p7�)2à¨)2àl17�vreg_l17a_2p8�&% ¨&% l18�vreg_l18a_2p85�)2à¨,@ l19�vreg_l19a_2p8�-ÆÀ¨-ÆÀl20�vreg_l20a_2p95�-p¨-pÔ“6l21�vreg_l21a_2p95�-p¨-p“dl22�vreg_l22a_3p0�2Z ¨2Z l23�vreg_l23a_2p8�*¹€¨*¹€l24�vreg_l24a_3p075�.븨.ë¸l25�vreg_l25a_1p2�O€¨O€Ô“7l27�vreg_l26a_0p8�B@¨B@l28�vreg_l28a_0p925�H¨HÔ“9l29�vreg_l29a_2p8�*¹€¨*¹€l30�vreg_l30a_1p8�w@¨w@l32�vreg_l32a_1p8�w@¨w@lvs1�vreg_lvs1a_1p8lvs2�vreg_lvs2a_1p8smem 2qcom,smemíûsmp2p-adsp 2qcom,smp2p»­ Ñží  master-kernel,master-kernel<“{slave-kernel ,slave-kernelSh“ysmp2p-modem 2qcom,smp2p³¬ ÑÃí  master-kernel,master-kernel<slave-kernel ,slave-kernelShsmp2p-slpi 2qcom,smp2pá® Ѳí  slave-kernel ,slave-kernelShmaster-kernel,master-kernel<soc ˜ÿÿÿÿ 2simple-busphy@340002qcom,msm8996-qmp-pcie-phy§@ˆc ˜yÀ¿Ø€auxcfg_ahbrefŒUef“phycommoncfg Ÿdisabledlane@35000§P0RTܦ€pcie_0_pipe_clk_srcy´€pipe0ŒP“lane0“#lane@36000§`0bdܦ€pcie_1_pipe_clk_srcy¹€pipe1ŒR“lane1“)lane@37000§p0rtܦ€pcie_2_pipe_clk_srcy¾€pipe2ŒT“lane2“/memory@680002qcom,rpm-msg-ram§€`“ qfprom@74000 2qcom,qfprom§@ÿ hstx_trim@24e§N±“ahstx_trim@24f§O±“bgpu_speed_bin@133§3±“rng@83000 2qcom,prng-ee§0y˜€coreclock-controller@3000002qcom,gcc-msm8996c¶§0 yJ€cxo2“thermal-sensor@4a9000!2qcom,msm8996-tsensqcom,tsens-v2§J�J€à ÑʽÑuplowcriticalá“}thermal-sensor@4ad000!2qcom,msm8996-tsensqcom,tsens-v2§JÐJÀÃѸ®Ñuplowcriticalá“~syscon@7400002syscon§t“ syscon@7a00002qcom,tcsr-msm8996syscon§z€“ clock-controller@8c00002qcom,mmcc-msm8996c¶§Œ(÷  %1|0Gž€:i�98p1,€@“mdss@900000 2qcom,mdss§�›@›€@"mdss_physvbif_physvbif_nrt_phys&  ÑSShyt€iface ˜“mdp@901000 2qcom,mdp5§�  mdp_physÑ(ytvy\{€ifacebuscoreiommuvsync4ports port@0§endpointˆ“hdmi-tx@9a00002qcom,hdmi-tx-8996§š aXžÿ,core_physicalqfprom_physicalhdcp_physicalÑ(yyt|uz#€mdp_coreifacecorealt_ifaceextp; @hdmi_phyJports port@0§endpointˆ“hdmi-phy@9a0600¦2qcom,hdmi-phy-89960§šÄš $š $š$š$šÈ>hdmi_pllhdmi_tx_l0hdmi_tx_l1hdmi_tx_l2hdmi_tx_l3hdmi_phyytÖ €ifaceref“gpu@b000002qcom,adreno-530.2qcom,adreno[§°ðkgsl_3d0_reg_memory Ñ,(yfhg¨Z#€coreifacerbbmtimermemmem_iface&4l xspeed_binopp-table2operating-points-v2“opp-624000000‰%1|� opp-560000000‰!`ì� opp-510000000‰eû€�ÿopp-401800000‰òû@�ÿopp-315000000‰Æ„À�ÿopp-214000000‰ Áa€�ÿopp-133000000‰ík@�ÿzap-shaderí pinctrl@10100002qcom,msm8996-pinctrl§0 ÑС±!–½Sh“!wcd9xxx_intrwcd_intr_default“wmuxÉgpio54ÎgpioconfigÉgpio54׿õcdc_reset_ctrlcdc_reset_sleepmuxÉgpio64ÎgpioconfigÉgpio64×cdc_reset_active“vmuxÉgpio64ÎgpioconfigÉgpio64׿blsp1_spi0_default“hpinmux Îblsp_spi1Égpio0gpio1gpio3pinmux_csÎgpioÉgpio2pinconfÉgpio0gpio1gpio3× pinconf_csÉgpio2×blsp1_spi0_sleep“ipinmuxÎgpioÉgpio0gpio1gpio2gpio3pinconfÉgpio0gpio1gpio2gpio3׿blsp1_i2c2_default“jpinmux Îblsp_i2c3Égpio47gpio48pinconfÉgpio47gpio48×blsp1_i2c2_sleep“kpinmuxÎgpioÉgpio47gpio48pinconfÉgpio47gpio48×blsp2_i2c0“npinmux Îblsp_i2c7Égpio55gpio56pinconfÉgpio55gpio56×blsp2_i2c0_sleep“opinmuxÎgpioÉgpio55gpio56pinconfÉgpio55gpio56×blsp2_uart1_2pins“lpinmux Îblsp_uart8 Égpio4gpio5pinconf Égpio4gpio5×blsp2_uart1_2pins_sleep“mpinmuxÎgpio Égpio4gpio5pinconf Égpio4gpio5×blsp2_uart1_4pinspinmux Îblsp_uart8Égpio4gpio5gpio6gpio7pinconfÉgpio4gpio5gpio6gpio7×blsp2_uart1_4pins_sleeppinmuxÎgpioÉgpio4gpio5gpio6gpio7pinconfÉgpio4gpio5gpio6gpio7×blsp2_i2c1“ppinmux Îblsp_i2c8 Égpio6gpio7pinconf Égpio6gpio7×blsp2_i2c1_sleep“qpinmuxÎgpio Égpio6gpio7pinconf Égpio6gpio7×blsp2_uart2_2pinspinmux Îblsp_uart9Égpio49gpio50pinconfÉgpio49gpio50×blsp2_uart2_2pins_sleeppinmuxÎgpioÉgpio49gpio50pinconfÉgpio49gpio50×blsp2_uart2_4pinspinmux Îblsp_uart9Égpio49gpio50gpio51gpio52pinconfÉgpio49gpio50gpio51gpio52×blsp2_uart2_4pins_sleeppinmuxÎgpioÉgpio49gpio50gpio51gpio52pinconfÉgpio49gpio50gpio51gpio52×blsp2_spi5_default“rpinmux Îblsp_spi12Égpio85gpio86gpio88pinmux_csÎgpioÉgpio87pinconfÉgpio85gpio86gpio88× pinconf_csÉgpio87×blsp2_spi5_sleep“spinmuxÎgpioÉgpio85gpio86gpio87gpio88pinconfÉgpio85gpio86gpio87gpio88׿sdc2_clk_onconfig Ésdc2_clk×sdc2_clk_offconfig Ésdc2_clk×sdc2_cmd_onconfig Ésdc2_cmd&× sdc2_cmd_offconfig Ésdc2_cmd&×sdc2_data_onconfig Ésdc2_data&× sdc2_data_offconfig Ésdc2_data&×pcie0_clkreq_default“$muxÉgpio36Îpci_e0configÉgpio36×&pcie0_perst_default“%muxÉgpio35ÎgpioconfigÉgpio35׿pcie0_wake_default“&muxÉgpio37ÎgpioconfigÉgpio37×&pcie0_clkreq_sleep“'muxÉgpio36ÎgpioconfigÉgpio36×pcie0_wake_sleep“(muxÉgpio37ÎgpioconfigÉgpio37×pcie1_clkreq_default“*muxÉgpio131Îpci_e1configÉgpio131×&pcie1_perst_default“+muxÉgpio130ÎgpioconfigÉgpio130׿pcie1_wake_default“,muxÉgpio132ÎgpioconfigÉgpio132׿pcie1_clkreq_sleep“-muxÉgpio131ÎgpioconfigÉgpio131×pcie1_wake_sleep“.muxÉgpio132ÎgpioconfigÉgpio132×pcie2_clkreq_default“0muxÉgpio115Îpci_e2configÉgpio115×&pcie2_perst_default“1muxÉgpio114ÎgpioconfigÉgpio114׿pcie2_wake_default“2muxÉgpio116ÎgpioconfigÉgpio116׿pcie2_clkreq_sleep“3muxÉgpio115ÎgpioconfigÉgpio115×pcie2_wake_sleep“4muxÉgpio116ÎgpioconfigÉgpio116×cci0_default“<pinmuxÎcci_i2cÉgpio17gpio18pinconfÉgpio17gpio18×cci1_default“=pinmuxÎcci_i2cÉgpio19gpio20pinconfÉgpio19gpio20×camera_board_defaultmux_pwdnÎgpioÉgpio98config_pwdnÉgpio98×mux_rstÎgpioÉgpio104config_rstÉgpio104×mux_mclk1 Îcam_mclkÉgpio14config_mclk1Égpio14×camera_front_defaultmux_pwdnÎgpioÉgpio133config_pwdnÉgpio133×mux_rstÎgpioÉgpio23config_rstÉgpio23×mux_mclk2 Îcam_mclkÉgpio15config_mclk2Égpio15×camera_rear_defaultmux_pwdnÎgpioÉgpio26config_pwdnÉgpio26×mux_rstÎgpioÉgpio25config_rstÉgpio25×mux_mclk0 Îcam_mclkÉgpio13config_mclk0Égpio13×sdc2-pins-default“fclk Ésdc2_clk×cmd Ésdc2_cmd&× data Ésdc2_data&× cdÉgpio38Îgpio&×sdc2-pins-sleep“gclk Ésdc2_clk×cmd Ésdc2_cmd&×data Ésdc2_data&×cdÉgpio38Îgpio&×qcom,spmi@400f0002qcom,spmi-pmic-arb(§ð@€À€€  !corechnlsobsrvrintrcnfg Ñperiph_irq ÑF3; Shpmic@02qcom,pm8994qcom,spmi-pmic§ rtc@60002qcom,pm8941-rtc§`a rtcalarmÑapon@8002qcom,pm8916-pon§HXpwrkey2qcom,pm8941-pwrkeyÑf= &otgpios@c0002qcom,pm8994-gpio§À¡½`ÑÀÁÂÃÄÅÆÇÈÉÊËÌÍÎÏÐÑÒÓÔÕmpps@a0002qcom,pm8994-mpp§ ¡½€Ñ ¡¢£¤¥¦§pmic@12qcom,pm8994qcom,spmi-pmic§ regulators2qcom,pm8994-regulatorspmic@22qcom,pmi8994qcom,spmi-pmic§ gpios@c000!2qcom,pmi8994-gpioqcom,spmi-gpio§À¡±" ½Sh“"pmic@32qcom,pmi8994qcom,spmi-pmic§ regulators2qcom,pmi8994-regulators agnoc@0&2simple-pm-bus ˜pcie@6000002qcom,pcie-msm8996snps,dw-pcie Ÿdisabled&zÿ„ §`   ¨ parfdbielbiconfig;#@pciephy 0˜  0 0Ð Ñ•ÑmsihŽ€¡ôõ÷ø¯defaultsleep ½$%& Ç'%(Ñ(y´³²±°"€pipeauxcfgbus_masterbus_slavepcie@6080002qcom,pcie-msm8996snps,dw-pcie&zÿ„ Ÿdisabled §`€   ¨ parfdbielbiconfig;)@pciephy 0˜  0 0Ð Ñ�ÑmsihŽ€¡¯defaultsleep ½*+, Ç-+.Ñ(y¹¸·¶µ"€pipeauxcfgbus_masterbus_slavepcie@6100002qcom,pcie-msm8996snps,dw-pcie&zÿ„ Ÿdisabled §a  ¨parfdbielbiconfig;/@pciephy 0˜ 00Лpci Ñ¥ÑmsihŽ€¡Ž��‘¯defaultsleep ½012 Ç314Ñ(y¾½¼»º"€pipeauxcfgbus_masterbus_slaveufshc@624000 2qcom,ufshc§b@% Ñ ;5@ufsphy&’€core_clk_srccore_clkbus_clkbus_aggr_clkiface_clkcore_clk_unipro_srccore_clk_uniprocore_clk_iceref_clktx_lane0_sync_clkrx_lane0_sync_clkXyIÁRÑÂJÈÉJÅÆXâõá ëÂðÑ€á£ð¶Ÿokay67( 'À9ÝÐKÝГ8ufs_variant2qcom,ufs_variantphy@6270002qcom,msm8996-qmp-ufs-phy§bpÄ ˜y×€refŒ8“ufsphyŸokay^9n:~GÌ”$àlanes@627400§bt,bvb|´¦“5camss@a340002qcom,msm8996-camssp§£@ 0£P 8£` @££££ £  ¡¡@|csiphy0csiphy0_clk_muxcsiphy1csiphy1_clk_muxcsiphy2csiphy2_clk_muxcsid0csid1csid2csid3ispifcsi_clk_muxvfe0vfe1xÑNOP()*+5:;@Ñcsiphy0csiphy1csiphy2csid0csid1csid2csid3ispifvfe0vfe1&  y�¹Œ�ަ¥§©¨«ª¬®­°¯±³²µ´¶¸·‚™Ÿ›šœ ž�—˜:€top_ahbispif_ahbcsiphy0_timercsiphy1_timercsiphy2_timercsi0_ahbcsi0csi0_phycsi0_pixcsi0_rdicsi1_ahbcsi1csi1_phycsi1_pixcsi1_rdicsi2_ahbcsi2csi2_phycsi2_pixcsi2_rdicsi3_ahbcsi3csi3_phycsi3_pixcsi3_rdiahbvfe0csi_vfe0vfe0_ahbvfe0_streamvfe1csi_vfe1vfe1_ahbvfe1_streamvfe_ahbvfe_axi 4;;;; Ÿdisabledports cci@a0c0002qcom,msm8996-cci § À Ñ'& y�‹Š‚$€camss_top_ahbcci_ahbccicamss_ahb÷‹ŠÄ´<4`¯default½<= Ÿdisabledi2c-bus@0§p€ i2c-bus@1§p€ iommu@b40000"2qcom,msm8996-smmu-v2qcom,smmu-v2§´ª$ÑNIJ½yhZ €ifacebus&“video-codec@c000002qcom,msm8996-venus§Àð Ñ& ynqop€coreifacebusmbus 4>>> >>>>> > > > >>>!>(>)>+>,>->1í?Ÿokayvideo-decoder2venus-decoderyr€core&video-encoder2venus-encoderys€core&iommu@d00000"2qcom,msm8996-smmu-v2qcom,smmu-v2§Ðª$ÑI@A½y[\ €ifacebus& “iommu@d40000"2qcom,msm8996-smmu-v2qcom,smmu-v2§Ôª`ÑOPQRSTU&ybc €ifacebus½Ÿokay“>iommu@da0000"2qcom,msm8996-smmu-v2qcom,smmu-v2§Úª$ÑLWX&yNO €ifacebus½“;iommu@1600000"2qcom,msm8996-smmu-v2qcom,smmu-v2§`½&ªœÑ”≊‹Œ�Ž��‘’“yÛÜ €ifacebus“|stm@3002000 2arm,coresight-stmarm,primecell§ (stm-basestm-stimulus-basey €apb_pclkatclkout-portsportendpointˆ@“Btpiu@3020000!2arm,coresight-tpiuarm,primecell§y €apb_pclkatclkin-portsportendpointˆA“Nfunnel@3021000+2arm,coresight-dynamic-funnelarm,primecell§y €apb_pclkatclkin-ports port@7§endpointˆB“@out-portsportendpointˆC“Hfunnel@3022000+2arm,coresight-dynamic-funnelarm,primecell§ y €apb_pclkatclkin-ports port@6§endpointˆD“^out-portsportendpointˆE“Ifunnel@3023000+2arm,coresight-dynamic-funnelarm,primecell§0y €apb_pclkatclkin-portsportendpointˆF“ out-portsportendpointˆG“Jfunnel@3025000+2arm,coresight-dynamic-funnelarm,primecell§Py €apb_pclkatclkin-ports port@0§endpointˆH“Cport@1§endpointˆI“Eport@2§endpointˆJ“Gout-portsportendpointˆK“Oreplicator@3026000/2arm,coresight-dynamic-replicatorarm,primecell§`y €apb_pclkatclkin-portsportendpointˆL“Pout-ports port@0§endpointˆM“Qport@1§endpointˆN“Aetf@3027000 2arm,coresight-tmcarm,primecell§py €apb_pclkatclkin-portsportendpointˆO“Kout-portsportendpointˆP“Letr@3028000 2arm,coresight-tmcarm,primecell§€y €apb_pclkatclkÊin-portsportendpointˆQ“Mdebug@3810000&2arm,coresight-cpu-debugarm,primecell§�y €apb_pclkùetm@3840000"2arm,coresight-etm4xarm,primecell§„y €apb_pclkatclkùout-portsportendpointˆR“Tdebug@3910000&2arm,coresight-cpu-debugarm,primecell§‘y €apb_pclkùetm@3940000"2arm,coresight-etm4xarm,primecell§”y €apb_pclkatclkùout-portsportendpointˆS“Ufunnel@39b0000+2arm,coresight-dynamic-funnelarm,primecell§›y €apb_pclkatclkin-ports port@0§endpointˆT“Rport@1§endpointˆU“Sout-portsportendpointˆV“\debug@3a10000&2arm,coresight-cpu-debugarm,primecell§¡y €apb_pclkùetm@3a40000"2arm,coresight-etm4xarm,primecell§¤y €apb_pclkatclkùout-portsportendpointˆW“Ydebug@3b10000&2arm,coresight-cpu-debugarm,primecell§±y €apb_pclkùetm@3b40000"2arm,coresight-etm4xarm,primecell§´y €apb_pclkatclkùout-portsportendpointˆX“Zfunnel@3bb0000+2arm,coresight-dynamic-funnelarm,primecell§»y €apb_pclkatclkin-ports port@0§endpointˆY“Wport@1§endpointˆZ“Xout-portsportendpointˆ[“]funnel@3bc0000+2arm,coresight-dynamic-funnelarm,primecell§¼y €apb_pclkatclkin-ports port@0§endpointˆ\“Vport@1§endpointˆ]“[out-portsportendpointˆ^“Dclock-controller@64000002qcom,apcc-msm8996§@ cusb@6af88002qcom,msm8996-dwc3qcom,dwc3§¯ˆ ˜0yQ[Ò]\c÷][$ø'& Ÿdisableddwc3@6a00000 2snps,dwc3§ Ì у;_`@usb2-phyusb3-phyÝñ ":Yphy@74100002qcom,msm8996-qmp-usb3-phy§AÄc ˜y^cÕ€auxcfg_ahbrefŒgh “phycommon Ÿdisabledlane@7410200§AA0A¨¦€usb3_phy_pipe_clk_srcy_€pipe0“`phy@74110002qcom,msm8996-qusb2-phy§A€¦ycÚ €cfg_ahbrefŒ la Ÿdisabled“_phy@74120002qcom,msm8996-qusb2-phy§A €¦ycÙ €cfg_ahbrefŒ lb Ÿdisabled“tsdhci@74a4900Ÿokay2qcom,sdhci-msm-v4§JIJ@hc_memcore_memÑ}ÝÑhc_irqpwr_irq€ifacecorexoyhgch r!&{d‡e¯defaultsleep½fÇgserial@7570000%2qcom,msm-uartdm-v1.4qcom,msm-uartdm§W Ñlytm €coreiface Ÿdisabledspi@75750002qcom,spi-qup-v2.2.1§WP Ñ_yom €coreiface¯defaultsleep½hÇi  Ÿdisabledi2c@75770002qcom,i2c-qup-v2.2.1§Wp Ñaymv €ifacecore¯defaultsleep½jÇk  Ÿdisabledserial@75b0000%2qcom,msm-uartdm-v1.4qcom,msm-uartdm§[ Ñryˆ� €coreifaceŸokay¯defaultsleep½lÇmserial@75b1000%2qcom,msm-uartdm-v1.4qcom,msm-uartdm§[ Ñsy‹� €coreiface Ÿdisabledi2c@75b50002qcom,i2c-qup-v2.2.1§[P Ñey�„ €ifacecore¯defaultsleep½nÇo  Ÿdisabledi2c@75b60002qcom,i2c-qup-v2.2.1§[` Ñfy�‡ €ifacecore¯defaultsleep½pÇq  Ÿdisabledspi@75ba0002qcom,spi-qup-v2.2.1§[  Ñjy’� €coreiface¯defaultsleep½rÇs  Ÿdisabledusb@76f88002qcom,msm8996-dwc3qcom,dwc3§oˆ ˜ Ñ` Ñhs_phy_irq(yU`bac÷b`$ø“‡& Ÿdisableddwc3@7600000 2snps,dwc3§`Ì ÑŠ;t @usb2-phyñ dma@91840002qcom,bam-v1.7.0”§ @ ­ Ѥº3Å“uslim@91c00002qcom,slim-ngd-v1.5.0§ Àctrl Ñ£ Òuuuu×rxtxtx2rx2 ngd@1§ tas-ifd 2slim217,1a0§“xcodec@1½vw¯default 2slim217,1a0§!Ñ65 Ñintr1intr2Sh á!@íxJremoteproc@93000002qcom,msm8996-adsp-pil§ 0@ú¢yyyy#Ñwdogfatalreadyhandoverstop-ackyc€xoíz { stopsmd-edge Ñœ 5lpassí  ; apr& 2qcom,apr-v2 Iapr_audio_svc [ q6core§ 2qcom,q6coreq6afe 2qcom,q6afe§dais2qcom,q6afe-dais Jhdmi@1§q6asm 2qcom,q6asm§dais2qcom,q6asm-dais J4|q6adm 2qcom,q6adm§routing2qcom,q6adm-routingJmailbox@98200002qcom,msm8996-apcs-hmss-global§ ‚ k“ timer@9840000 ˜2arm,armv7-timer-mem§ „p$øframe@9850000 wѧ … †frame@9870000 w Ñ § ‡ Ÿdisabledframe@9880000 w Ñ!§ ˆ Ÿdisabledframe@9890000 w Ñ"§ ‰ Ÿdisabledframe@98a0000 w Ñ#§ Š Ÿdisabledframe@98b0000 w Ñ$§ ‹ Ÿdisabledframe@98c0000 w Ñ%§ Œ Ÿdisabledsyscon@9a100002syscon§ ¡interrupt-controller@9bc00002qcom,msm8996-gic-v3arm,gic-v3hS „ ›§ ¼ À Ñ “soundthermal-zonescpu0-thermal °ú Æè Ô}tripstrip-point0 ä$ø ðТpassivecpu_crit ä­° ðÐ ¢criticalcpu1-thermal °ú Æè Ô}tripstrip-point0 ä$ø ðТpassivecpu_crit ä­° ðÐ ¢criticalcpu2-thermal °ú Æè Ô}tripstrip-point0 ä$ø ðТpassivecpu_crit ä­° ðÐ ¢criticalcpu3-thermal °ú Æè Ô} tripstrip-point0 ä$ø ðТpassivecpu_crit ä­° ðÐ ¢criticalgpu-thermal-top °ú Æè Ô~tripstrip-point0 ä_� ðТhotgpu-thermal-bottom °ú Æè Ô~tripstrip-point0 ä_� ðТhotm4m-thermal °ú Æè Ô}tripstrip-point0 ä_� ðТhotl3-or-venus-thermal °ú Æè Ô}tripstrip-point0 ä_� ðТhotcluster0-l2-thermal °ú Æè Ô}tripstrip-point0 ä_� ðТhotcluster1-l2-thermal °ú Æè Ô} tripstrip-point0 ä_� ðТhotcamera-thermal °ú Æè Ô~tripstrip-point0 ä_� ðТhotq6-dsp-thermal °ú Æè Ô~tripstrip-point0 ä_� ðТhotmem-thermal °ú Æè Ô~tripstrip-point0 ä_� ðТhotmodemtx-thermal °ú Æè Ô~tripstrip-point0 ä_� ðТhottimer2arm,armv8-timer0Ñ   aliases û/soc/serial@75b0000v1p05-regulator2regulator-fixed�v1p05À ��¨� v12-poe-regulator2regulator-fixed�v12_poeÀ �·¨·“€v3p3-regulator2regulator-fixed�v3p3À �2Z ¨2Z  €v5p0-regulator2regulator-fixed�v5p0À �LK@¨LK@ €“vph-pwr-regulator2regulator-fixed�vph_pwrÀ �9ûÀ¨9ûÀ“ interrupt-parent#address-cells#size-cellsmodelcompatibleqcom,msm-idqcom,board-idstdout-path#clock-cellsclock-frequencyclock-output-namesphandledevice_typeregenable-methodcpu-idle-statescapacity-dmips-mhznext-level-cachecache-levelcpuentry-methodidle-state-namearm,psci-suspend-paramentry-latency-usexit-latency-usmin-residency-usqcom,dload-modesyscon#hwlock-cellsremote-endpointrangesno-mapsizealloc-rangesqcom,client-idqcom,vmidinterruptsqcom,rpm-msg-rammboxesqcom,glink-channels#power-domain-cellsoperating-points-v2opp-levelvdd_s1-supplyvdd_s2-supplyvdd_s3-supplyvdd_s4-supplyvdd_s5-supplyvdd_s6-supplyvdd_s7-supplyvdd_s8-supplyvdd_s9-supplyvdd_s10-supplyvdd_s11-supplyvdd_s12-supplyvdd_l2_l26_l28-supplyvdd_l3_l11-supplyvdd_l4_l27_l31-supplyvdd_l5_l7-supplyvdd_l6_l12_l32-supplyvdd_l8_l16_l30-supplyvdd_l25-supplyvdd_lvs1_2-supplyregulator-nameregulator-min-microvoltregulator-max-microvoltregulator-always-onregulator-allow-set-loadmemory-regionhwlocksqcom,smemqcom,local-pidqcom,remote-pidqcom,entry-name#qcom,smem-state-cellsinterrupt-controller#interrupt-cellsclocksclock-namesresetsreset-namesstatus#phy-cellsbits#reset-cells#qcom,sensorsinterrupt-names#thermal-sensor-cellsassigned-clocksassigned-clock-ratesreg-namespower-domainsiommusphysphy-names#sound-dai-cells#stream-id-cellsnvmem-cellsnvmem-cell-namesopp-hzopp-supported-hwgpio-controllergpio-ranges#gpio-cellspinsfunctiondrive-strengthbias-pull-downinput-enablebias-disableoutput-lowoutput-highbias-pull-upqcom,eeqcom,channelmode-bootloadermode-recoverydebouncelinux,codebus-rangenum-lanesinterrupt-map-maskinterrupt-mappinctrl-namespinctrl-0pinctrl-1linux,pci-domainfreq-table-hzlanes-per-directionvcc-supplyvccq-supplyvccq2-supplyvcc-max-microampvccq-max-microampvccq2-max-microampvdda-phy-supplyvdda-pll-supplyvdda-phy-max-microampvdda-pll-max-microamp#global-interrupts#iommu-cellsarm,scatter-gathersnps,hird-thresholdsnps,dis_u2_susphy_quirksnps,dis_enblslpm_quirksnps,is-utmi-l1-suspendsnps,parkmode-disable-ss-quirktx-fifo-resizebus-widthcd-gpiosvmmc-supplyvqmmc-supplyqcom,controlled-remotelynum-channels#dma-cellsqcom,num-eesdmasdma-namesreset-gpiosslim-ifc-devinterrupts-extendedqcom,smem-statesqcom,smem-state-nameslabelqcom,smd-edgeqcom,smd-channelsqcom,apr-domain#mbox-cellsframe-number#redistributor-regionsredistributor-stridepolling-delay-passivepolling-delaythermal-sensorstemperaturehysteresisserial0regulator-boot-onvin-supply