Ð þ툧8( —~Ø zkmagic,a95x-z2rockchip,rk3318 +7A95X Z2aliases=/serial@ff110000E/serial@ff120000M/serial@ff130000U/i2c@ff150000Z/i2c@ff160000_/i2c@ff170000d/i2c@ff180000i/ethernet@ff540000s/ethernet@ff550000cpus+cpu@0}cpuarm,cortex-a53‰�”£³xÍpsciÛì cpu@1}cpuarm,cortex-a53‰�”£³xÍpsciÛì cpu@2}cpuarm,cortex-a53‰�”£³xÍpsciÛì cpu@3}cpuarm,cortex-a53‰�”£³xÍpsciÛì idle-statespscicpu-sleeparm,idle-state 1HxYúi„ l2-cache0cache opp_table0operating-points-v2z opp-408000000…Q–Œ~ðšœ@«opp-600000000…#ÃFŒ~ðšœ@opp-816000000…0£,ŒB@šœ@opp-1008000000…<ÜŒÈàšœ@opp-1200000000…G†ŒŒ±(šœ@ ·disabledopp-1296000000…M?dŒÖ šœ@ ·disabledbus simple-bus+¾dmac@ff1f0000arm,pl330arm,primecell‰ÿ@ÅÐ�† çapb_pclkó analog-soundsimple-audio-cardþi2s1Analog·okaysimple-audio-card,cpuHsimple-audio-card,codecHarm-pmuarm,cortex-a53-pmu0ÅdefgR display-subsystemrockchip,display-subsysteme hdmi-soundsimple-audio-cardþi2s€1HDMI·okaysimple-audio-card,cpuHsimple-audio-card,codecHpsciarm,psci-1.0arm,psci-0.2Ôsmctimerarm,armv8-timer0Å   xin24m fixed-clockkxn6ˆxin24m ?i2s@ff000000(rockchip,rk3328-i2srockchip,rk3066-i2s‰ÿ Å�)7çi2s_clki2s_hclk›   txrxª·okay i2s@ff010000(rockchip,rk3328-i2srockchip,rk3066-i2s‰ÿ Å�*8çi2s_clki2s_hclk› txrxª·okay i2s@ff020000(rockchip,rk3328-i2srockchip,rk3066-i2s‰ÿ Å�+9çi2s_clki2s_hclk› txrxª ·disabledspdif@ff030000rockchip,rk3328-spdif‰ÿ Å�.: çmclkhclk›  tx»defaultɪ·okay fpdm@ff040000 rockchip,pdm‰ÿ�=Rçpdm_clkpdm_hclk› rx»defaultsleepÉÓ ·disabledsyscon@ff100000&rockchip,rk3328-grfsysconsimple-mfd‰ÿ 4io-domains"rockchip,rk3328-io-voltage-domain·okayÝêø"0grf-gpiorockchip,rk3328-grf-gpio>Npower-controller!rockchip,rk3328-power-controllerZ+ 7power-domain@6‰power-domain@5‰power-domain@8‰��Freboot-modesyscon-reboot-modenÈuRBÃ�RBÃ�RBà ŸRBÃserial@ff110000&rockchip,rk3328-uartsnps,dw-apb-uart‰ÿ Å7�&Òçbaudclkapb_pclk› txrx»defaultÉ«¸·okayserial@ff120000&rockchip,rk3328-uartsnps,dw-apb-uart‰ÿ Å8�'Óçbaudclkapb_pclk› txrx»default É !"«¸ ·disabledserial@ff130000&rockchip,rk3328-uartsnps,dw-apb-uart‰ÿ Å9�(Ôçbaudclkapb_pclk› txrx»defaultÉ#«¸·okayi2c@ff150000(rockchip,rk3328-i2crockchip,rk3399-i2c‰ÿ Å$+�7Í çi2cpclk»defaultÉ$ ·disabledi2c@ff160000(rockchip,rk3328-i2crockchip,rk3399-i2c‰ÿ Å%+�8Î çi2cpclk»defaultÉ% ·disabledi2c@ff170000(rockchip,rk3328-i2crockchip,rk3399-i2c‰ÿ Å&+�9Ï çi2cpclk»defaultÉ& ·disabledi2c@ff180000(rockchip,rk3328-i2crockchip,rk3399-i2c‰ÿ Å'+�:Ð çi2cpclk»defaultÉ' ·disabledspi@ff190000(rockchip,rk3328-spirockchip,rk3066-spi‰ÿ Å1+� Ñçspiclkapb_pclk›  txrx»defaultÉ()*+ ·disabledwatchdog@ff1a0000 snps,dw-wdt‰ÿ Å(�ìpwm@ff1b0000rockchip,rk3328-pwm‰ÿ�<Ö çpwmpclk»activeÉ,·okay kpwm@ff1b0010rockchip,rk3328-pwm‰ÿ�<Ö çpwmpclk»activeÉ-·okay lpwm@ff1b0020rockchip,rk3328-pwm‰ÿ �<Ö çpwmpclk»defaultÉ. ·disabledpwm@ff1b0030rockchip,rk3328-pwm‰ÿ0 Å2�<Ö çpwmpclk»defaultÉ/ ·disabledthermal-zonessoc-thermalÍãèñè0tripstrip-point0_�Єpassivetrip-point1š(Єpassive 1soc-critÁ8Ð „criticalcooling-mapsmap0*10/ ÿÿÿÿÿÿÿÿ ÿÿÿÿÿÿÿÿ ÿÿÿÿÿÿÿÿ ÿÿÿÿÿÿÿÿ>tsadc@ff250000rockchip,rk3328-tsadc‰ÿ% Å:K$[ÃP�$Õçtsadcapb_pclk»initdefaultsleepÉ2Ó3p2zB �tsadc-apb�4šÔÀ±·okay 0efuse@ff260000rockchip,rk3328-efuse‰ÿ&P+�> çpclk_efuseÇ id@7‰cpu-leakage@17‰logic-leakage@19‰cpu-version@1a‰Û @adc@ff280000.rockchip,rk3328-saradcrockchip,rk3399-saradc‰ÿ( ÅPà�%êçsaradcapb_pclkzV �saradc-apb·okayò `gpu@ff300000"rockchip,rk3328-maliarm,mali-450‰ÿ0TÅZW]XY[\"þgpgpmmupppp0ppmmu0pp1ppmmu1�‡‡ çbuscorezf5iommu@ff330200rockchip,iommu‰ÿ3 Å` þh265e_mmu�“Ý çaclkiface ·disablediommu@ff340800rockchip,iommu‰ÿ4@ Åb þvepu_mmu��F çaclkiface ·disabledvideo-codec@ff350000rockchip,rk3328-vpu‰ÿ5 Å þvdpu��F çaclkhclk'6.7iommu@ff350800rockchip,iommu‰ÿ5@ Å þvpu_mmu��F çaclkiface.7 6iommu@ff360480rockchip,iommu ‰ÿ6€@ÿ6À@ ÅJ þrkvdec_mmu�‹B çaclkiface ·disabledvop@ff370000rockchip,rk3328-vop‰ÿ7>ü Å �‘x;çaclk_vopdclk_vophclk_vopz…†‡ �axiahbdclk'8·okayport+ endpoint@0‰<9 >iommu@ff373f00rockchip,iommu‰ÿ7? Å þvop_mmu�‘; çaclkiface·okay 8hdmi@ff3c0000rockchip,rk3328-dw-hdmi‰ÿ<«Å#G�çFçiahbisfrcecL:Qhdmi»default É;<=�4ª·okay[%™t' ports+port@0‰endpoint<> 9port@1‰codec@ff410000rockchip,rk3328-codec‰ÿA�ë* çpclkmclk�4ª·okay phy@ff430000rockchip,rk3328-hdmi-phy‰ÿC ÅS�ä?yçsysclkrefoclkrefpclk ˆhdmi_phykŒ@ ˜cpu-version©·okay :clock-controller@ff440000(rockchip,rk3328-crurockchip,crusyscon‰ÿD�4k´øKx=&'(ˆ‰Ž…ƒŠŒ�ABDC"\5ˆH؉4æ$Áz???|[©€n6n6n6äáÀäáÀõáõáõáõáúð€õáõáõáúð€úð€úð€úð€n6#ÃFLG†ŒðÑ€xhÀxhÀðÑ€xhÀxhÀ€ syscon@ff450000.rockchip,rk3328-usb2phy-grfsysconsimple-mfd‰ÿE+usb2-phy@100rockchip,rk3328-usb2phy‰�?çphyclk ˆusb480m_phykK{ÁA·okay Aotg-port©$Å;<=þotg-bvalidotg-idlinestate·okayØB Shost-port© Å> þlinestate·okay Tmmc@ff5000000rockchip,rk3328-dw-mshcrockchip,rk3288-dw-mshc‰ÿP@ Å  �=!JNçbiuciuciu-driveciu-sampleãîðÑ€·okayüÉCDEF»defaultGmmc@ff5100000rockchip,rk3328-dw-mshcrockchip,rk3288-dw-mshc‰ÿQ@ Å  �>"KOçbiuciuciu-driveciu-sampleãîsY@·okayü#0FHQÉIJKL»default_mmc@ff5200000rockchip,rk3328-dw-mshcrockchip,rk3288-dw-mshc‰ÿR@ Å �?#LPçbiuciuciu-driveciu-sampleãîðÑ€·okayümQ ÉMNO»defaultethernet@ff540000rockchip,rk3328-gmac‰ÿT Åþmacirq8�dWXZY–ßMçstmmacethmac_clk_rxmac_clk_txclk_mac_refclk_mac_refoutaclk_macpclk_maczc �stmmaceth�4 ·disabledethernet@ff550000rockchip,rk3328-gmac‰ÿU�4 Åþmacirq8�TSSU•ÞVIçstmmacethmac_clk_rxmac_clk_txclk_mac_refaclk_macpclk_macclk_macphyzbd�stmmacethmac-phyŠrmii“Pžoutput·okayÁT«úð€Kemdiosnps,dwmac-mdio+ethernet-phy@04ethernet-phy-id1234.d400ethernet-phy-ieee802.3-c22‰�Vzd»defaultÉQR¿ Pusb@ff5800002rockchip,rk3328-usbrockchip,rk3066-usbsnps,dwc2‰ÿX Å�MçotgÑhostÙëú€€@ LS Qusb2-phy·okayusb@ff5c0000 generic-ehci‰ÿ\ Å �NALTQusb·okayusb@ff5d0000 generic-ohci‰ÿ] Å �NALTQusb·okayusb@ff600000rockchip,rk3328-dwc3snps,dwc3‰ÿ` ÅC�`a„çref_clksuspend_clkbus_clkÑotg  utmi_wide3Kmާ ·disabledinterrupt-controller@ff811000 arm,gic-400ÀÑ@‰ÿ�ÿ� ÿ�@ ÿ�`  Å  pinctrlrockchip,rk3328-pinctrl�4+¾gpio0@ff210000rockchip,gpio-bank‰ÿ! Å3�È>NÑÀ hgpio1@ff220000rockchip,gpio-bank‰ÿ" Å4�É>NÑÀ egpio2@ff230000rockchip,gpio-bank‰ÿ# Å5�Ê>NÑÀ agpio3@ff240000rockchip,gpio-bank‰ÿ$ Å6�Ë>NÑÀpcfg-pull-upæ Wpcfg-pull-downó _pcfg-pull-none Upcfg-pull-none-2ma ^pcfg-pull-up-2maæpcfg-pull-up-4maæ Xpcfg-pull-none-4ma [pcfg-pull-down-4maópcfg-pull-none-8ma Ypcfg-pull-up-8maæ Zpcfg-pull-none-12ma  \pcfg-pull-up-12maæ  ]pcfg-output-highpcfg-output-low*pcfg-input-highæ5 Vpcfg-input5i2c0i2c0-xfer BUU $i2c1i2c1-xfer BUU %i2c2i2c2-xfer B UU &i2c3i2c3-xfer BUU 'i2c3-pins BUUhdmi_i2chdmii2c-xfer BUU <pdm-0pdmm0-clkBU pdmm0-fsyncBUpdmm0-sdi0BU pdmm0-sdi1BU pdmm0-sdi2BU pdmm0-sdi3BU pdmm0-clk-sleepBV pdmm0-sdi0-sleepBV pdmm0-sdi1-sleepBV pdmm0-sdi2-sleepBV pdmm0-sdi3-sleepBV pdmm0-fsync-sleepBVtsadcotp-pinB U 2otp-outB U 3uart0uart0-xfer B UW uart0-ctsB U uart0-rtsB Uuart0-rts-pinB Uuart1uart1-xfer BUW uart1-ctsBU !uart1-rtsBU "uart1-rts-pinBUuart2-0uart2m0-xfer BUWuart2-1uart2m1-xfer BUW #spi0-0spi0m0-clkBWspi0m0-cs0B Wspi0m0-txB Wspi0m0-rxB Wspi0m0-cs1B Wspi0-1spi0m1-clkBWspi0m1-cs0BWspi0m1-txBWspi0m1-rxBWspi0m1-cs1BWspi0-2spi0m2-clkBW (spi0m2-cs0BW +spi0m2-txBW )spi0m2-rxBW *i2s1i2s1-mclkBUi2s1-sclkBUi2s1-lrckrxBUi2s1-lrcktxBUi2s1-sdiBUi2s1-sdoBUi2s1-sdio1BUi2s1-sdio2BUi2s1-sdio3BUi2s1-sleep�BVVVVVVVVVi2s2-0i2s2m0-mclkBUi2s2m0-sclkBUi2s2m0-lrckrxBUi2s2m0-lrcktxBUi2s2m0-sdiBUi2s2m0-sdoBUi2s2m0-sleep`BVVVVVVi2s2-1i2s2m1-mclkBUi2s2m1-sclkBUi2sm1-lrckrxBUi2s2m1-lrcktxBUi2s2m1-sdiBUi2s2m1-sdoBUi2s2m1-sleepPBVVVVVspdif-0spdifm0-txBU spdif-1spdifm1-txBUspdif-2spdifm2-txBUsdmmc0-0sdmmc0m0-pwrenBXsdmmc0m0-pinBXsdmmc0-1sdmmc0m1-pwrenBXsdmmc0m1-pinBX jsdmmc0sdmmc0-clkBY Csdmmc0-cmdBZ Dsdmmc0-dectnBX Esdmmc0-wrprtBXsdmmc0-bus1BZsdmmc0-bus4@BZZZZ Fsdmmc0-pins€BXXXXXXXXsdmmc0extsdmmc0ext-clkB[sdmmc0ext-cmdBXsdmmc0ext-wrprtBXsdmmc0ext-dectnBXsdmmc0ext-bus1BXsdmmc0ext-bus4@BXXXXsdmmc0ext-pins€BXXXXXXXXsdmmc1sdmmc1-clkB Y Ksdmmc1-cmdB Z Jsdmmc1-pwrenBZsdmmc1-wrprtBZsdmmc1-dectnBZsdmmc1-bus1BZsdmmc1-bus4@BZZZZ Isdmmc1-pins�B X XXXXXXXXclk-32k-outBU Lemmcemmc-clkB\ Memmc-cmdB] Nemmc-pwrenBUemmc-rstnoutBUemmc-bus1B]emmc-bus4@B]]]]emmc-bus8€B]]]]]]]] Opwm0pwm0-pinBUpwm0-pin-pull-upBW ,pwm1pwm1-pinBUpwm1-pin-pull-upBW -pwm2pwm2-pinBU .pwmirpwmir-pinBU /gmac-1rgmiim1-pins`B Y [[Y[[[ [ [Y Y[[YYY Y[YYYYrmiim1-pinsB^\^^^^ ^ ^\ \ U UUUUUgmac2phyfephyled-speed10BUfephyled-duplexBUfephyled-rxm1BU Qfephyled-txm1BUfephyled-linkm1BU Rtsadc_pintsadc-intB Utsadc-pinB Uhdmi_pinhdmi-cecBU ;hdmi-hpdB_ =cif-0dvp-d2d9-m0ÀBUUUUU U U UUUUUcif-1dvp-d2d9-m1ÀBUUUUUUUUUUUUirir-intBU bledscyx-led-pinBU csdio-pwrseqwifi-enable-hBU dusbhost-vbus-drvBUotg-vbus-drvBU ichosenPserial2:1500000n8adc-keys adc-keys\`hbuttonsyw@“drecovery ¡recovery§h²Bhir-receivergpio-ir-receiver ÌaÉb»defaultleds gpio-ledsÉc»defaultled-0Òon Ìa¡CYX_LEDsdio-pwrseqmmc-pwrseq-simpleÉd»default àe Hspdif-soundsimple-audio-card1SPDIFsimple-audio-card,cpuHfsimple-audio-card,codecHgspdif-outlinux,spdif-ditª gvccio-1v8-regulatorregulator-fixed ìvccio_1v8ûw@ w@ + vccio-3v3-regulatorregulator-fixed ìvccio_3v3û2Z  2Z  + otg-vbus-regulatorregulator-fixed ?hÉi»default ìvcc_otg_vbusûLK@ LK@ D Bsdmmc-regulatorregulator-fixed ?hÉj»defaultìvcc_sdû2Z  2Z  W Gvdd-armpwm-regulator bkˆìvdd_armû~ð \À gú + … vdd-logpwm-regulator blˆìvdd_logû »  Ö  gú + … 5 compatibleinterrupt-parent#address-cells#size-cellsmodelserial0serial1serial2i2c0i2c1i2c2i2c3ethernet0ethernet1device_typeregclocks#cooling-cellscpu-idle-statesdynamic-power-coefficientenable-methodnext-level-cacheoperating-points-v2cpu-supplyphandleentry-methodlocal-timer-stoparm,psci-suspend-paramentry-latency-usexit-latency-usmin-residency-usopp-sharedopp-hzopp-microvoltclock-latency-nsopp-suspendstatusrangesinterruptsarm,pl330-periph-burstclock-names#dma-cellssimple-audio-card,formatsimple-audio-card,mclk-fssimple-audio-card,namesound-daiinterrupt-affinityports#clock-cellsclock-frequencyclock-output-namesdmasdma-names#sound-dai-cellspinctrl-namespinctrl-0pinctrl-1pmuio-supplyvccio1-supplyvccio2-supplyvccio3-supplyvccio4-supplyvccio5-supplyvccio6-supplygpio-controller#gpio-cells#power-domain-cellsoffsetmode-normalmode-recoverymode-bootloadermode-loaderreg-io-widthreg-shift#pwm-cellspolling-delay-passivepolling-delaysustainable-powerthermal-sensorstemperaturehysteresistripcooling-devicecontributionassigned-clocksassigned-clock-ratespinctrl-2resetsreset-namesrockchip,grfrockchip,hw-tshut-temp#thermal-sensor-cellsrockchip,efuse-sizebits#io-channel-cellsvref-supplyinterrupt-namesmali-supply#iommu-cellsiommuspower-domainsremote-endpointphysphy-namesddc-i2c-scl-high-time-nsddc-i2c-scl-low-time-nsnvmem-cellsnvmem-cell-names#phy-cells#reset-cellsassigned-clock-parentsphy-supplyfifo-depthmax-frequencybus-widthcap-sd-highspeedvmmc-supplycap-sdio-irqkeep-power-in-suspendmmc-pwrseqnon-removablesd-uhs-sdr104cap-mmc-highspeedsnps,txpblphy-modephy-handleclock_in_outassigned-clock-ratephy-is-integrateddr_modeg-np-tx-fifo-sizeg-rx-fifo-sizeg-tx-fifo-sizephy_typesnps,dis-del-phy-power-chg-quirksnps,dis_enblslpm_quirksnps,dis-tx-ipgap-linecheck-quirksnps,dis-u2-freeclk-exists-quirksnps,dis_u2_susphy_quirksnps,dis_u3_susphy_quirk#interrupt-cellsinterrupt-controllerbias-pull-upbias-pull-downbias-disabledrive-strengthoutput-highoutput-lowinput-enablerockchip,pinsstdout-pathio-channelsio-channel-nameskeyup-threshold-microvoltpoll-intervallabellinux,codepress-threshold-microvoltgpiosdefault-statereset-gpiosregulator-nameregulator-min-microvoltregulator-max-microvoltregulator-always-ongpioenable-active-highvin-supplypwmsregulator-settling-time-up-usregulator-boot-on