Ð þí218-�(¡-X  ,LG Nexus 5X2lg,bullheadqcom,msm8992=ûüI dW  chosendserial0:115200n8cpus cpu@0pcpu2arm,cortex-a53|€‘psciŸl2-cache2cache§Ÿcpu@1pcpu2arm,cortex-a53|€‘psciŸcpu@2pcpu2arm,cortex-a53|€‘psciŸcpu@3pcpu2arm,cortex-a53|€‘psciŸcpu@100pcpu2arm,cortex-a57|€‘psciŸl2-cache2cache§Ÿcpu@101pcpu2arm,cortex-a57|€‘psciŸ cpu-mapcluster0core0³core1³core2³core3³cluster1core0³core1³ clocksxo_board 2fixed-clock·Ä$øŸsleep_clk 2fixed-clock·Ä€firmwarescm2qcom,scm-msm8994qcom,scmmemorypmemory|pmu2arm,cortex-a53-pmu Ôreserved-memory ßsmem@6a00000|  æŸ ramoops@1ff000002ramoops|ðíúhwmutex2qcom,sfpb-mutex  #Ÿ smem 2qcom,smem1 ? P soc ßÿÿÿÿ 2simple-businterrupt-controller@f90000002qcom,msm-qgic2Xm|ùù Ÿmailbox@f900d000%2qcom,msm8994-apcs-kpss-globalsyscon|ùÐ ~Ÿ'timer@f9020000 ß2arm,armv7-timer-mem|ùframe@f9021000ŠÔ |ùù frame@f9023000Š Ô |ù0 —disabledframe@f9024000Š Ô |ù@ —disabledframe@f9025000Š Ô |ùP —disabledframe@f9026000Š Ô |ù` —disabledframe@f9027000Š Ô|ùp —disabledframe@f9028000Š Ô|ù€ —disabledsdhci@f98249002qcom,sdhci-msm-v4|ù‚I ù‚@žhc_memcore_memÔ{Ѝhc_irqpwr_irq¸hv¿coreifacexoËdefaultsleepÙãí —okayserial@f991e000%2qcom,msm-uartdm-v1.4qcom,msm-uartdm|ù‘à Ôl ¿coreiface¸H:ËdefaultsleepÙã—okayi2c@f99240002qcom,i2c-qup-v2.2.1|ù’@ Ô`¸:= ¿ifacecoreÄ€ËdefaultsleepÙã  —disabledi2c@f99270002qcom,i2c-qup-v2.2.1|ù’p Ôc¸:C ¿ifacecoreÄ€ËdefaultsleepÙã  —disabledi2c@f99280002qcom,i2c-qup-v2.2.1|ù’€ Ôd¸:E ¿ifacecoreÄ€ËdefaultsleepÙã  —disabledserial@f995e000%2qcom,msm-uartdm-v1.4qcom,msm-uartdm|ù•à Ô’ ¿coreiface¸[MËdefaultsleepÙ ã! —disabledi2c@f99630002qcom,i2c-qup-v2.2.1|ù–0 Ôe¸MN ¿ifacecoreÄ€ËdefaultsleepÙ"ã#  —disabledi2c@f99670002qcom,i2c-qup-v2.2.1|ù–p Ôi¸MV ¿ifacecoreĆ ËdefaultsleepÙ$ã%  —disabledclock-controller@fc4000002qcom,gcc-msm8994·(5|ü@ Ÿmemory@fc4280002qcom,rpm-msg-ram|üB€@Ÿ restart@fc4ab000 2qcom,pshold|üJ°spmi@fc4c00002qcom,spmi-pmic-arb|üLðüL°üL žcoreintrcnfg ¨periph_irq Ô¾IQ Xmsyscon@fd484000 2syscon|ýH@Ÿ pinctrl@fd5100002qcom,msm8994-pinctrl|ýQ@ ÔÐ^n&’zXmŸ&blsp1-uart2-default †blsp_uart2 �gpio4gpio5”£Ÿblsp1-uart2-sleep†gpio �gpio4gpio5”°Ÿblsp2-uart2-default †blsp_uart8�gpio45gpio46gpio47gpio48”£Ÿ blsp2-uart2-sleep†gpio�gpio45gpio46gpio47gpio48”°Ÿ!clk-on �sdc1_clk£”Ÿclk-off �sdc1_clk£”Ÿcmd-on �sdc1_cmd¿”Ÿcmd-off �sdc1_cmd¿”Ÿdata-on �sdc1_data¿”Ÿdata-off �sdc1_data¿”Ÿrclk-on �sdc1_rclk°Ÿrclk-off �sdc1_rclk°Ÿi2c2-default †blsp_i2c2 �gpio6gpio7”£Ÿi2c2-sleep†gpio �gpio6gpio7”£Ÿi2c5-default †blsp_i2c11�gpio83gpio84”£Ÿ$i2c5-sleep†gpio�gpio83gpio84”£Ÿ%i2c6-default †blsp_i2c6�gpio28gpio27”£Ÿi2c6-sleep†gpio�gpio28gpio27”£Ÿi2c7-default †blsp_i2c7�gpio43gpio44”£Ÿ"i2c7-sleep†gpio�gpio43gpio44”£Ÿ#i2c13-default †blsp_i2c5�gpio23gpio24”£Ÿi2c13-sleep†gpio�gpio23gpio24”£Ÿsmd 2qcom,smdrpm Ô¨ Ì'Õãòrpm-requests2qcom,rpm-msm8994 rpm_requestsrpmcc2qcom,rpmcc-msm8992·pm8994-regulators2qcom,rpm-pm8994-regulators(")6)G)[)k*+“+ª+Â*Ô+æ+ø*,s1 51 5Ÿ(s2s3Ö 1Ö Ÿ)s4w@1w@IbõˆŸ,s5 Îp1 ÎpŸ*s7B@1B@l1B@1B@l2Ð1Ðl3O€1O€l4±(1±(l5l6w@1w@l7l8w@1w@l9w@1w@l10w@1w@l11O€1O€l12w@1w@l13w@1-pl14O€1O€l15w@1w@l16)2à1)2àl17)2à1)2àl18-ÆÀ1-ÆÀl19w@1w@l20-p1-píxIb²�l21w@1w@íl22/M`1/M`l23*¹€1*¹€l24.ë¸10°l25w@1w@l26l27�1�l28B@1B@l29l30l31C¤1C¤l32timer2arm,armv8-timer0Ôvreg-vph-pwr2regulator-fixed—okayŠvph-pwr6î€16î€íŸ+aliases™/soc/serial@f991e000 interrupt-parent#address-cells#size-cellsmodelcompatibleqcom,msm-idqcom,board-idqcom,pmic-idstdout-pathdevice_typeregnext-level-cacheenable-methodphandlecache-levelcpu#clock-cellsclock-frequencyinterruptsrangesno-mapconsole-sizerecord-sizeftrace-sizepmsg-sizesyscon#hwlock-cellsmemory-regionqcom,rpm-msg-ramhwlocksinterrupt-controller#interrupt-cells#mbox-cellsframe-numberstatusreg-namesinterrupt-namesclocksclock-namespinctrl-namespinctrl-0pinctrl-1regulator-always-onbus-widthnon-removablemmc-hs400-1_8v#reset-cells#power-domain-cellsqcom,eeqcom,channelgpio-controllergpio-ranges#gpio-cellsfunctionpinsdrive-strengthbias-disablebias-pull-downbias-pull-upqcom,ipcqcom,smd-edgeqcom,local-pidqcom,remote-pidqcom,smd-channelsvdd_l1-supplyvdd_l2_26_28-supplyvdd_l3_11-supplyvdd_l4_27_31-supplyvdd_l5_7-supplyvdd_l6_12_32-supplyvdd_l8_16_30-supplyvdd_l9_10_18_22-supplyvdd_l13_19_23_24-supplyvdd_l14_15-supplyvdd_l17_29-supplyvdd_l20_21-supplyvdd_l25-supplyvdd_lvs1_2-supplyregulator-min-microvoltregulator-max-microvoltregulator-allow-set-loadregulator-system-loadregulator-boot-onregulator-nameserial0