Ð þí8Ñ84Ø(ù4 )Qualcomm Technologies, Inc. IPQ8074-HK01qcom,ipq8074-hk01qcom,ipq8074 ,clockssleep_clk fixed-clock=€MZxo fixed-clock=$øMZcpus cpu@0bcpuarm,cortex-a53nrƒpscicpu@1bcpuarm,cortex-a53ƒpscinrcpu@2bcpuarm,cortex-a53ƒpscinrcpu@3bcpuarm,cortex-a53ƒpscinrl2-cachecache‘Zpmuarm,cortex-a53-pmu �psci arm,psci-1.0Šsmcreserved-memory ¨smem@4ab00000 qcom,smemnJ°¯¶memory@4ac00000¯nJÀ@firmwarescmqcom,scm-ipq8074qcom,scmsoc ¨ÿÿÿÿ simple-busphy@58000qcom,ipq8074-qmp-usb3-phyn€Ä ¨¾‚†Åauxcfg_ahbrefÑ,- Øphycommonäokayëûphy@58200 n‚0„ˆø†D M¾‡Åpipe0gcc_usb1_pipe_clk_srcZphy@59000qcom,ipq8074-qusb2-phyn�€  ¾† Åcfg_ahbrefÑ0äokayZphy@78000qcom,ipq8074-qmp-usb3-phyn€Ä ¨¾{Åauxcfg_ahbrefÑ)* Øphycommonäokayëûphy@78200 n‚0„ˆø†D M¾€Åpipe0gcc_usb0_pipe_clk_srcZphy@79000qcom,ipq8074-qusb2-phyn�€  ¾ Åcfg_ahbrefÑ/äokayZphy@86000qcom,ipq8074-qmp-pcie-phyn` ¨¾po Åauxcfg_ahbÑNO Øphycommon ädisabledphy@86200nbldhô M¾sÅpipe0pcie_0_pipe_clkäokayZphy@8e000qcom,ipq8074-qmp-pcie-phynà ¨¾vu Åauxcfg_ahbÑRS Øphycommon ädisabledphy@8e200nâläèô M¾yÅpipe0pcie_1_pipe_clkäokayZmdio@90000qcom,ipq4019-mdion d ¾³Ågcc_mdio_ahb_clk ädisabledrng@e3000 qcom,prng-een0¾(Åcore ädisableddma-controller@704000qcom,bam-v1.7.0np@ �ϾÚÅbam_clk)4< ädisabledZcrypto@73a000qcom,crypto-v5.1ns `¾ÚÛÜÅifacebuscoreUZrxtx ädisabledpinctrl@1000000qcom,ipq8074-pinctrln0 �ÐdtF€Œ¡Zserial4-pinmux²gpio23gpio24 ·blsp4_uart1ÀÏZ i2c-0-pinmux²gpio42gpio43 ·blsp1_i2cÀÏZ spi-0-pins²gpio38gpio39gpio40gpio41 ·blsp0_spiÀÏZ hsuart-pins²gpio46gpio47gpio48gpio49 ·blsp2_uartÀÏZ qpic-pinsb²gpio1gpio3gpio4gpio5gpio6gpio7gpio8gpio10gpio11gpio12gpio13gpio14gpio15gpio16gpio17·qpicÀÏZgcc@1800000qcom,gcc-ipq8074n€MÜZhwlock@1905000qcom,tcsr-mutexn�PéZspmi@200f000qcom,spmi-pmic-arb(nð@€À€€  ÷corechnlsobsrvrintrcnfg �¾ periph_irq4 Œ¡sdhci@7824900qcom,sdhci-msm-v4n‚I‚@÷hc_memcore_mem�{Šhc_irqpwr_irq¾‰ŠÅxoifacecore)ã`7DSbäokaydma-controller@7884000qcom,bam-v1.7.0nˆ@° �î¾Åbam_clk)4Z serial@78af000%qcom,msm-uartdm-v1.4qcom,msm-uartdmnŠð �k¾" Åcoreiface ädisabledserial@78b1000%qcom,msm-uartdm-v1.4qcom,msm-uartdmn‹ �2¾$ ÅcoreifaceU  Ztxrxl vdefaultäokayserial@78b3000%qcom,msm-uartdm-v1.4qcom,msm-uartdmn‹0 �4¾& Åcoreifacel vdefaultäokayspi@78b5000qcom,spi-qup-v2.2.1 n‹P �_„úð€¾ ÅcoreifaceU Ztxrxl vdefaultäokayflash@0 jedec,spi-norn„úð€i2c@78b6000qcom,i2c-qup-v2.2.1 n‹` �`¾ Åcoreiface=€U  Ztxrxl vdefaultäokayi2c@78b7000qcom,i2c-qup-v2.2.1 n‹p �a¾ Åcoreiface=† U  Ztxrx ädisabledi2c@78b9000qcom,i2c-qup-v2.2.1 n‹� �+¾ Åcoreiface=€U  Ztxrx ädisabledi2c@78ba000qcom,i2c-qup-v2.2.1 n‹  �,¾  Åcoreiface=† U  Ztxrx ädisableddma-controller@7984000qcom,bam-v1.7.0n˜@  �’¾)Åbam_clk)4äokayZnand-controller@79b0000qcom,ipq8074-nandn› ¾*) ÅcoreaonU Ztxrxcmdlvdefaultäokaynand@0n–¨»usb@8af8800qcom,ipq8074-dwc3qcom,dwc3n¯ˆ ¨ ¾|}�~Åcfg_noccoresleepmock_utmiÊ|}~ ÚòtPòtP$øÑ+äokayusb@8a00000 snps,dwc3n Í �Œïôusb2-phyusb3-phyþ*C\hostusb@8cf8800qcom,ipq8074-dwc3qcom,dwc3nψ ¨ ¾ƒ„ˆ…Åcfg_noccoresleepmock_utmiʃ„… ÚòtPòtP$øÑ.äokayusb@8c00000 snps,dwc3nÀÍ �cïôusb2-phyusb3-phyþ*C\hostinterrupt-controller@b000000qcom,msm-qgic2 Œ¡n   ¨  ýZv2m@0arm,gic-v2m-framednýtimerarm,armv8-timer0�watchdog@b017000qcom,kpss-wdtn p �¾stimer@b120000 ¨arm,armv7-timer-memn frame@b120000�n   frame@b123000 � n 0 ädisabledframe@b124000 � n @ ädisabledframe@b125000 � n P ädisabledframe@b126000 � n ` ädisabledframe@b127000 � n p ädisabledframe@b128000 �n € ädisabledpci@10000000qcom,pcie-ipq8074 n ¨€ ÷dbielbiparfconfigbpciŒ�ÿ§ ïôpciephy0¨�  ‚00Ð �Umsi¡±€ÄŽ��‘(¾zwxuvÅifaceaxi_maxi_sahbaux8Ñ|}~€�‚/Øpipesleepstickyaxi_maxi_sahbaxi_m_stickyäokay Ò:pci@20000000qcom,pcie-ipq8074 n   ¨ ÷dbielbiparfconfigbpciŒ�ÿ§ ïôpciephy0¨� ‚ 0 0Ð �4msi¡±€ÄKNOS(¾tqropÅifaceaxi_maxi_sahbaux8Ñuvwxyz{/Øpipesleepstickyaxi_maxi_sahbaxi_m_stickyäokay Ò=aliasesÝ/soc/serial@78b3000å/soc/serial@78b1000choseníserial0memory@40000000bmemoryn@ regulator-dummyZ modelcompatible#address-cells#size-cellsinterrupt-parentclock-frequency#clock-cellsphandledevice_typeregnext-level-cacheenable-methodcache-levelinterruptsrangesno-maphwlocksclocksclock-namesresetsreset-namesstatusvdda-phy-supplyvdda-pll-supply#phy-cellsclock-output-names#dma-cellsqcom,eeqcom,controlled-remotelydmasdma-namesgpio-controllergpio-ranges#gpio-cellsinterrupt-controller#interrupt-cellspinsfunctiondrive-strengthbias-disable#reset-cells#hwlock-cellsreg-namesinterrupt-namesqcom,channelcell-indexmax-frequencymmc-ddr-1_8vmmc-hs200-1_8vmmc-hs400-1_8vbus-widthpinctrl-0pinctrl-namesspi-max-frequencynand-ecc-strengthnand-ecc-step-sizenand-bus-widthassigned-clocksassigned-clock-ratesphysphy-namessnps,is-utmi-l1-suspendsnps,hird-thresholdsnps,dis_u2_susphy_quirksnps,dis_u3_susphy_quirkdr_modemsi-controllertimeout-secframe-numberlinux,pci-domainbus-rangenum-lanesinterrupt-map-maskinterrupt-mapperst-gpioserial0serial1stdout-path