Ð þíYÉ8S (½RÔ  ,Fairphone 32fairphone,fp3qcom,sdm632=handsetJ]Vchosendserial0:115200n8clockssleep-clk 2fixed-clockp}€�xo-board 2fixed-clockp}$ø•xo�cpus cpu@0¨cpu 2qcom,kryo250´¸psciÆÙê�l1-icache2cachel1-dcache2cachecpu@1¨cpu 2qcom,kryo250´¸psciÆÙê�l1-icache2cachel1-dcache2cachecpu@2¨cpu 2qcom,kryo250´¸psciÆÙê�l1-icache2cachel1-dcache2cachecpu@3¨cpu 2qcom,kryo250´¸psciÆÙê�l1-icache2cachel1-dcache2cachecpu@100¨cpu 2qcom,kryo250´¸psciƼÙê�l1-icache2cachel1-dcache2cachecpu@101¨cpu 2qcom,kryo250´¸psciƼÙê� l1-icache2cachel1-dcache2cachecpu@102¨cpu 2qcom,kryo250´¸psciƼÙê� l1-icache2cachel1-dcache2cachecpu@103¨cpu 2qcom,kryo250´¸psciƼÙê� l1-icache2cachel1-dcache2cachecpu-mapcluster0core0ùcore1ùcore2ùcore3ùcluster1core0ùcore1ù core2ù core3ù l2-cache_02cacheý�l2-cache_12cacheý�firmwarescm2qcom,scm-msm8953 z y xcorebusifacememory¨memory´pmu2arm,cortex-a53-pmu )ÿpsci 2arm,psci-1.0¿smcreserved-memory 4memory@818000002shared-dma-pool´�€ ;memory@85b00000´…°€;memory@86300000 2qcom,smem´†0B S;memory@86400000´†@@;memory@86c00000´†À ;memory@8d600000´�`;memory@8e700000´Žpp;memory@90000000´�;memory@90001000´�?ð;memory@91400000´‘@p;memory@92000000´’;memory@f2d000002qcom,rmtfs-mem´òÐ;[smd 2qcom,smdrpm )¨ jsrpm-requests2qcom,rpm-msm8953 �rpm_requestsrpmcc2qcom,rpmcc-msm8953qcom,rpmcc xoppower-controller2qcom,msm8953-rpmpd“§ ref�opp-table2operating-points-v2�opp1»opp2» opp3»0opp4»@�)opp5»€�*opp6»Àopp7»�+opp8»@opp9»€pm8953-regulators2qcom,rpm-pm8953-regulatorsÅÓä%s3CÀ[ëÀ�s4CÎà[ À�s5CÎà[ Àl1Cà˜[�l2Cà˜[íØl3CH[H�l5Cw@[w@�(l6Cw@[w@l7Cw@[ýà�l8C,@ [,@ �'l9C-ÆÀ[2Z l10C*¹€[-ÆÀl11C-p[-p�3l12Cw@[-p�4l13C/¯[/¯�l16Cw@[w@l17C+|Ð[+|Ðl19CO€[™pl22C*¹€[*¹€l23Cà˜[±(smsm 2qcom,smsm  s  ~apps@0´‰soc@0 4ÿÿÿÿ 2simple-bussram@600002qcom,rpm-msg-ram´€� phy@790002qcom,msm8953-qusb2-phy´�€  £ – cfg_ahbref«¼ ÃokayÊÕå�rng@e3000 2qcom,prng´0 ”corethermal-sensor@4a9000!2qcom,msm8953-tsensqcom,tsens-v2´J�J€ú)¸:uplowcritical�Erestart@4ab000 2qcom,pshold´J°pinctrl@10000002qcom,msm8953-pinctrl´0 )Ð.>›JVk|‡�uart-console-active-pins ‘gpio4gpio5 –blsp_uart2Ÿ®uart-console-sleep-pins ‘gpio4gpio5 –blsp_uart2Ÿ»sdc1-clk-on-pins ‘sdc1_clk®Ÿ�sdc1-clk-off-pins ‘sdc1_clk®Ÿ�#sdc1-cmd-on-pins ‘sdc1_cmd®Ÿ � sdc1-cmd-off-pins ‘sdc1_cmd®Ÿ�$sdc1-data-on-pins ‘sdc1_dataÊŸ �!sdc1-data-off-pins ‘sdc1_dataÊŸ�%sdc1-rclk-on-pins ‘sdc1_rclk»�"sdc1-rclk-off-pins ‘sdc1_rclk»�&sdc2-clk-on-pins ‘sdc2_clkŸ®�-sdc2-clk-off-pins ‘sdc2_clk®Ÿ�0sdc2-cmd-on-pins ‘sdc2_cmdÊŸ �.sdc2-cmd-off-pins ‘sdc2_cmdÊŸ�1sdc2-data-on-pins ‘sdc2_dataÊŸ �/sdc2-data-off-pins ‘sdc2_dataÊŸ�2cd-on-pins‘gpio133–gpioŸÊcd-off-pins‘gpio133–gpioŸ®gpio-key-default-pins‘gpio85–gpioŸÊi2c-1-default-pins ‘gpio2gpio3 –blsp_i2c1Ÿ®�5i2c-1-sleep-pins ‘gpio2gpio3–gpioŸ®�6i2c-2-default-pins ‘gpio6gpio7 –blsp_i2c2Ÿ®�7i2c-2-sleep-pins ‘gpio6gpio7–gpioŸ®�8i2c-3-default-pins‘gpio10gpio11 –blsp_i2c3Ÿ®�9i2c-3-sleep-pins‘gpio10gpio11–gpioŸ®�:i2c-4-default-pins‘gpio14gpio15 –blsp_i2c4Ÿ®�;i2c-4-sleep-pins‘gpio14gpio15–gpioŸ®�<i2c-5-default-pins‘gpio18gpio19 –blsp_i2c5Ÿ®�=i2c-5-sleep-pins‘gpio18gpio19–gpioŸ®�>i2c-6-default-pins‘gpio22gpio23 –blsp_i2c6Ÿ®�?i2c-6-sleep-pins‘gpio22gpio23–gpioŸ®�@i2c-7-default-pins‘gpio135gpio136 –blsp_i2c7Ÿ®�Ai2c-7-sleep-pins‘gpio135gpio136–gpioŸ®�Bi2c-8-default-pins‘gpio98gpio99 –blsp_i2c8Ÿ®�Ci2c-8-sleep-pins‘gpio98gpio99–gpioŸ®�Dclock-controller@18000002qcom,gcc-msm8953´€p“ 1xosleepdsi0plldsi0pllbytedsi1plldsi1pllbyte� hwlock@19050002qcom,tcsr-mutex´�P×�syscon@19370002qcom,tcsr-msm8953syscon´“psyscon@193f0442syscon´“ðD�spmi@200f0002qcom,spmi-pmic-arb(´ð@€À€€  !åcorechnlsobsrvrintrcnfg periph_irq )¾ï÷Vk pmic@02qcom,pm8953qcom,spmi-pmic´ pon@8002qcom,pm8916-pon´pwrkey2qcom,pm8941-pwrkey)"= Ê+tresin2qcom,pm8941-resin)"= ÊÃokay+rtemp-alarm@24002qcom,spmi-temp-alarm´$)$6Bthermalvadc@31002qcom,spmi-vadc´1)1 S�adc-chan@8´adc-chan@9´ adc-chan@a´ adc-chan@c´ adc-chan@e´adc-chan@f´rtc@60002qcom,pm8941-rtc´`a årtcalarm)apmic@12qcom,pm8953qcom,spmi-pmic´ usb@70f88002qcom,msm8953-dwc3qcom,dwc3´ˆ 4)ˆÜhs_phy_irqss_phy_irq( £ ž ‘   Ÿ#cfg_noccoreifacesleepmock_utmie Ÿ žu$øòtPŠ ˜Ãokayusb@7000000 2snps,dwc3´Ì )Œµ ºusb2-phyÄáù) =high-speedKutmi Tperipheralsdhci@7824900%2qcom,msm8953-sdhciqcom,sdhci-msm-v4´‚I‚@åhc_memcore_mem){Šhc_irqpwr_irq ˜ ™ifacecorexoЧ\defaultsleepj !"t#$%&~�œ©³ÃokayÁ'Í(opp-table-sdhc12operating-points-v2�opp-25000000Ú}x@á)opp-50000000Úúð€á*opp-100000000Úõáá*opp-192000000Ú q°á+opp-384000000Úã`á+sdhci@7864900%2qcom,msm8953-sdhciqcom,sdhci-msm-v4´†I†@åhc_memcore_mem)}Ýhc_irqpwr_irq › œifacecorexoЧ,\defaultsleep j-./ t012©ÃokayÁ3Í4 ï…opp-table-sdhc22operating-points-v2�,opp-25000000Ú}x@á)opp-50000000Úúð€á*opp-100000000Úõáá*opp-177770000Ú ˜Žá+opp-200000000Ú ëÂá+serial@78af000%2qcom,msm-uartdm-v1.4qcom,msm-uartdm´Šð )k : 1 coreifaceÃokayi2c@78b50002qcom,i2c-qup-v2.2.1´‹P )_ coreiface 2 1\defaultsleepj5t6  Ãdisabledi2c@78b60002qcom,i2c-qup-v2.2.1´‹` )` coreiface 4 1\defaultsleepj7t8  Ãdisabledi2c@78b70002qcom,i2c-qup-v2.2.1´‹p )a coreiface 6 1\defaultsleepj9t:  Ãdisabledi2c@78b80002qcom,i2c-qup-v2.2.1´‹€ )b coreiface 8 1\defaultsleepj;t<  Ãdisabledi2c@7af50002qcom,i2c-qup-v2.2.1´¯P )+ coreiface = <\defaultsleepj=t>  Ãdisabledi2c@7af60002qcom,i2c-qup-v2.2.1´¯` ), coreiface ? <\defaultsleepj?t@  Ãdisabledi2c@7af70002qcom,i2c-qup-v2.2.1´¯p )- coreiface A <\defaultsleepjAtB  Ãdisabledi2c@7af80002qcom,i2c-qup-v2.2.1´¯€ ). coreiface C <\defaultsleepjCtD  Ãdisabledinterrupt-controller@b0000002qcom,msm-qgic2Vk´  �mailbox@b011000%2qcom,msm8953-apcs-kpss-globalsyscon´ ø�timer@b1200002arm,armv7-timer-mem´  4frame@b121000)´   frame@b123000 ) ´ 0 Ãdisabledframe@b124000 ) ´ @ Ãdisabledframe@b125000 ) ´ P Ãdisabledframe@b126000 ) ´ ` Ãdisabledframe@b127000 ) ´ p Ãdisabledframe@b128000 )´ € Ãdisabledthermal-zonescpu0-thermalú'è5E tripstrip-point0E8€QÐEpassive�FcritE† QÐ Ecriticalcooling-mapsmap0\F0aÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿcpu4-thermalú'è5Etripstrip-point0E8€QÐEpassive�GcritE† QÐ Ecriticalcooling-mapsmap0\G aÿÿÿÿÿÿÿÿcpu5-thermalú'è5Etripstrip-point0E8€QÐEpassive�HcritE† QÐ Ecriticalcooling-mapsmap0\H a ÿÿÿÿÿÿÿÿcpu6-thermalú'è5Etripstrip-point0E8€QÐEpassive�IcritE† QÐ Ecriticalcooling-mapsmap0\I a ÿÿÿÿÿÿÿÿcpu7-thermalú'è5Etripstrip-point0E8€QÐEpassive�JcritE† QÐ Ecriticalcooling-mapsmap0\J a ÿÿÿÿÿÿÿÿtimer2arm,armv8-timer0)ÿÿÿÿaliasesp/soc@0/sdhci@7824900u/soc@0/sdhci@7864900z/soc@0/serial@78af000gpio-keys 2gpio-keysvolume-up ‚volume_up+s òUvph-pwr-regulator2regulator-fixedˆvph_pwr—«� interrupt-parent#address-cells#size-cellsmodelcompatiblechassis-typeqcom,msm-idqcom,board-idstdout-path#clock-cellsclock-frequencyphandleclock-output-namesdevice_typeregenable-methodcapacity-dmips-mhznext-level-cache#cooling-cellscpucache-levelclocksclock-names#reset-cellsinterruptsrangesno-mapqcom,rpm-msg-ramhwlocksqcom,client-idqcom,ipcqcom,smd-edgeqcom,smd-channels#power-domain-cellsoperating-points-v2opp-levelvdd_l1-supplyvdd_l2_l3-supplyvdd_l4_l5_l6_l7_l16_l19-supplyvdd_l8_l11_l12_l13_l14_l15-supplyvdd_l9_l10_l17_l18_l22-supplyregulator-min-microvoltregulator-max-microvoltqcom,ipc-1qcom,ipc-3#qcom,smem-state-cells#phy-cellsqcom,tcsr-sysconresetsstatusvdd-supplyvdda-pll-supplyvdda-phy-dpdm-supply#qcom,sensorsinterrupt-names#thermal-sensor-cellsgpio-controllergpio-ranges#gpio-cellsinterrupt-controller#interrupt-cellsgpio-reserved-rangespinsfunctiondrive-strengthbias-disablebias-pull-downbias-pull-up#hwlock-cellsreg-namesqcom,eeqcom,channelmode-bootloadermode-recoverydebouncelinux,codeio-channelsio-channel-names#io-channel-cellsassigned-clocksassigned-clock-ratespower-domainsqcom,select-utmi-as-pipe-clkphysphy-namessnps,usb2-gadget-lpm-disablesnps,dis-u1-entry-quirksnps,dis-u2-entry-quirksnps,is-utmi-l1-suspendsnps,hird-thresholdmaximum-speedphy_modedr_modepinctrl-namespinctrl-0pinctrl-1mmc-hs400-1_8vmmc-hs200-1_8vmmc-ddr-1_8vbus-widthnon-removablevmmc-supplyvqmmc-supplyopp-hzrequired-oppscd-gpios#mbox-cellsframe-numberpolling-delay-passivepolling-delaythermal-sensorstemperaturehysteresistripcooling-devicemmc0mmc1serial0labelregulator-nameregulator-always-onregulator-boot-on