Ð þí´µ8ª ( •©è rockchip,px30-evbrockchip,px30 +7Rockchip PX30 EVBaliases=/ethernet@ff360000G/i2c@ff180000L/i2c@ff190000Q/i2c@ff1a0000V/i2c@ff1b0000[/serial@ff030000c/serial@ff158000k/serial@ff160000s/serial@ff168000{/serial@ff170000ƒ/serial@ff178000‹/spi@ff1d0000�/spi@ff1d8000•/mmc@ff370000š/mmc@ff380000Ÿ/mmc@ff390000cpus+cpu@0¤cpuarm,cortex-a35°´psciÂÉØèZ!cpu@1¤cpuarm,cortex-a35°´psciÂÉØèZ!cpu@2¤cpuarm,cortex-a35°´psciÂÉØèZ! cpu@3¤cpuarm,cortex-a35°´psciÂÉØèZ! idle-states)pscicpu-sleeparm,idle-state6G^xoú„!cluster-sleeparm,idle-state6G^�oôÐ!opp-table-0operating-points-v2�!opp-600000000›#ÃF ¢~ð~ð™p°œ@Áopp-816000000›0£, ¢��™p°œ@opp-1008000000›<Ü ¢íØíØ™p°œ@opp-1200000000›G†Œ ¢Ö Ö ™p°œ@opp-1296000000›M?d ¢™p™p™p°œ@arm-pmuarm,cortex-a35-pmu0ÍdefgØ display-subsystemrockchip,display-subsystemë ñokayexternal-gmac-clock fixed-clockøúð€ gmac_clkinpsci arm,psci-1.0»smctimerarm,armv8-timer0Í   thermal-zonessoc-thermal(>èLî^ tripstrip-point-0npzЫpassivetrip-point-1nLzЫpassive!soc-critnÁ8zÐ «criticalcooling-mapsmap0… Šÿÿÿÿÿÿÿÿ™map1… Šÿÿÿÿÿÿÿÿ™gpu-thermal(d>è^ xin24m fixed-clockøn6xin24m!gpower-management@ff000000$rockchip,px30-pmusysconsimple-mfd°ÿpower-controllerrockchip,px30-power-controller¦+!ipower-domain@5°Â<º¦power-domain@7°Â÷;º¦power-domain@9°  ²C@?º¦power-domain@10° @Âþÿ978:º¦power-domain@11° ¯ôKº¦power-domain@12° X·µ¶–—ýûüD56º¦power-domain@13° (³´ùú3º !"¦power-domain@14°ÂIº#¦syscon@ff010000'rockchip,px30-pmugrfsysconsimple-mfd°ÿ+!—io-domains$rockchip,px30-pmu-io-voltage-domainñokayÁ$Ï$reboot-modesyscon-reboot-modeÝäRBÃôRBà RBÃRBÃRBÃserial@ff030000$rockchip,px30-uartsnps,dw-apb-uart°ÿ ÍÂ%%(baudclkapb_pclk4&&9txrxCMZdefault h'() ñdisabledi2s@ff070000&rockchip,px30-i2srockchip,rk3066-i2s°ÿ Í Â(i2s_clki2s_hclk4&&9txrxZdefaulth*+,-rñokayi2s@ff080000&rockchip,px30-i2srockchip,rk3066-i2s°ÿ ÍÂ(i2s_clki2s_hclk4&&9txrxZdefaulth./01r ñdisabledinterrupt-controller@ff131000 arm,gic-400ƒ”@°ÿÿ ÿ@ ÿ`  Í !syscon@ff140000$rockchip,px30-grfsysconsimple-mfd°ÿ+!6io-domains rockchip,px30-io-voltage-domainñokay©2·3Å4Ó$á4ï2lvdsrockchip,px30-lvdsý5dphy 6lvds ñdisabledports+port@0°+endpoint@0°)7!�endpoint@1°)8!“serial@ff158000$rockchip,px30-uartsnps,dw-apb-uart°ÿ€ ÍÂI(baudclkapb_pclk4&&9txrxCMZdefaulth9:ñokayserial@ff160000$rockchip,px30-uartsnps,dw-apb-uart°ÿ ÍÂJ(baudclkapb_pclk4&&9txrxCMZdefaulth; ñdisabledserial@ff168000$rockchip,px30-uartsnps,dw-apb-uart°ÿ€ ÍÂK(baudclkapb_pclk4&&9txrxCMZdefault h<=> ñdisabledserial@ff170000$rockchip,px30-uartsnps,dw-apb-uart°ÿ ÍÂL(baudclkapb_pclk4&& 9txrxCMZdefault h?@A ñdisabledserial@ff178000$rockchip,px30-uartsnps,dw-apb-uart°ÿ€ ÍÂM(baudclkapb_pclk4& & 9txrxCMZdefault hBCDñokayi2c@ff180000&rockchip,px30-i2crockchip,rk3399-i2c°ÿÂN (i2cpclk ÍZdefaulthE+ñokaypmic@20rockchip,rk809°  FÍZdefaulthG9Zxin32khHtH€HŒH˜I¤I°I¼IÈHregulatorsDCDC_REG1Ôvdd_logã~ðû™pq(<!‡regulator-state-memNf~ðDCDC_REG2Ôvdd_armã~ðû™pq(<!regulator-state-mem‚f~ðDCDC_REG3Ôvcc_ddr(<regulator-state-memNDCDC_REG4Ôvcc_3v0ã-ÆÀû-ÆÀ(<!4regulator-state-memNf-ÆÀDCDC_REG5 Ôvcc3v3_sysã2Z û2Z (<!Iregulator-state-memNf2Z LDO_REG1Ôvcc_1v0ãB@ûB@(<regulator-state-memNfB@LDO_REG2Ôvcc_1v8ãw@ûw@(<!2regulator-state-memNfw@LDO_REG3Ôvdd_1v0ãB@ûB@(<regulator-state-memNfB@LDO_REG4 Ôvcc3v0_pmuã-ÆÀû-ÆÀ(<!$regulator-state-memNf-ÆÀLDO_REG5 Ôvccio_sdãw@û2Z (<!3regulator-state-memNf2Z LDO_REG6Ôvcc_sdã2Z û2Z <!rregulator-state-memNf2Z LDO_REG7 Ôvcc2v8_dvpã*¹€û*¹€<!Mregulator-state-mem‚f*¹€LDO_REG8 Ôvcc1v8_dvpãw@ûw@<!Oregulator-state-memNfw@LDO_REG9 Ôvcc1v5_dvpãã`ûã`<!Nregulator-state-mem‚fã`SWITCH_REG1 Ôvcc3v3_lcd<!KSWITCH_REG2 Ôvcc5v0_host(<i2c@ff190000&rockchip,px30-i2crockchip,rk3399-i2c°ÿÂO (i2cpclk ÍZdefaulthJ+ñokaysensor@dasahi-kasei,ak8963°  ›F¡$¬100010001touchscreen@14goodix,gt1151° FÍ ¹F ÃF ÏKsensor@4c fsl,mma7660°L FÍi2c@ff1a0000&rockchip,px30-i2crockchip,rk3399-i2c°ÿÂP (i2cpclk Í ZdefaulthL+ñokayø† Ü2ô,ov5695@36 ovti,ov5695°6 MÂ4(xvclkN#OZdefaulthP ÃQportendpoint)R0!–i2c@ff1b0000&rockchip,px30-i2crockchip,rk3399-i2c°ÿ Q (i2cpclk Í ZdefaulthS+ ñdisabledspi@ff1d0000&rockchip,px30-spirockchip,rk3066-spi°ÿ ÍÂ$U(spiclkapb_pclk4& & 9txrxZdefaulthTUVW+ ñdisabledspi@ff1d8000&rockchip,px30-spirockchip,rk3066-spi°ÿ€ ÍÂ%V(spiclkapb_pclk4&&9txrxZdefaulthXYZ[\+ ñdisabledwatchdog@ff1e0000rockchip,px30-wdtsnps,dw-wdt°ÿÂ[ Í% ñdisabledpwm@ff200000&rockchip,px30-pwmrockchip,rk3328-pwm°ÿ Â"S (pwmpclkZdefaulth]; ñdisabledpwm@ff200010&rockchip,px30-pwmrockchip,rk3328-pwm°ÿ Â"S (pwmpclkZdefaulth^;ñokay!¤pwm@ff200020&rockchip,px30-pwmrockchip,rk3328-pwm°ÿ Â"S (pwmpclkZdefaulth_; ñdisabledpwm@ff200030&rockchip,px30-pwmrockchip,rk3328-pwm°ÿ 0Â"S (pwmpclkZdefaulth`; ñdisabledpwm@ff208000&rockchip,px30-pwmrockchip,rk3328-pwm°ÿ €Â#T (pwmpclkZdefaultha; ñdisabledpwm@ff208010&rockchip,px30-pwmrockchip,rk3328-pwm°ÿ €Â#T (pwmpclkZdefaulthb; ñdisabledpwm@ff208020&rockchip,px30-pwmrockchip,rk3328-pwm°ÿ € Â#T (pwmpclkZdefaulthc; ñdisabledpwm@ff208030&rockchip,px30-pwmrockchip,rk3328-pwm°ÿ €0Â#T (pwmpclkZdefaulthd; ñdisabledtimer@ff210000*rockchip,px30-timerrockchip,rk3288-timer°ÿ! ÍÂY& (pclktimerdma-controller@ff240000arm,pl330arm,primecell°ÿ$@ÍF» (apb_pclk]!&tsadc@ff280000rockchip,px30-tsadc°ÿ( Í$h,xÃPÂ,X(tsadcapb_pclk�¨ ”tsadc-apb 6 ÔÀZinitdefaultsleephe·fÁeËñokayáø! saradc@ff288000,rockchip,px30-saradcrockchip,rk3399-saradc°ÿ(€ ÍTÂ-W(saradcapb_pclk�¥ ”saradc-apbñokay%2!£nvmem@ff290000rockchip,px30-otp°ÿ)@Â/Za(otpapb_pclkphy�´”phy+id@7°cpu-leakage@17°performance@1e°1clock-controller@ff2b0000rockchip,px30-cru°ÿ+ Âg% (xin24mgpll 668h«°ðõ@IxFÏq ë ëÂðÑ€ðÑ€õá ëÂ!clock-controller@ff2bc000rockchip,px30-pmucru°ÿ+ÀÂg(xin24m 66h%%% xG†Œõጺ€!%syscon@ff2c0000,rockchip,px30-usb2phy-grfsysconsimple-mfd°ÿ,+usb2phy@100rockchip,px30-usb2phy° Â% (phyclkhCh usb480m_phyñokay!hhost-portZ ÍD elinestateñokay!kotg-portZ$ÍBA@eotg-bvalidotg-idlinestateñokay!jphy@ff2e0000rockchip,px30-dsi-dphy°ÿ.Â% E (refpclk�>”apbZui ñokay!5phy@ff2f0000rockchip,px30-csi-dphy°ÿ/@ÂF(pclkZui �/”apb 6ñokay!•usb@ff3000000rockchip,px30-usbrockchip,rk3066-usbsnps,dwc2°ÿ0 Í>Â(otgƒotg‹�¬€€@ ýj usb2-phyuiñokayusb@ff340000 generic-ehci°ÿ4 Í<Âýkusbuiñokayusb@ff350000 generic-ohci°ÿ5 Í=Âýkusbuiñokayethernet@ff360000rockchip,px30-gmac°ÿ6 Í+emacirq@Â>??@A²CL[(stmmacethmac_clk_rxmac_clk_txclk_mac_refclk_mac_refoutaclk_macpclk_macclk_mac_speed 6»rmiiZdefaulthlmui �^ ”stmmacethñokayÄoutputÑ4 ÜQ ì ÃPÃPmmc@ff370000.rockchip,px30-dw-mshcrockchip,rk3288-dw-mshc°ÿ7@ Í6 Â÷;CD(biuciuciu-driveciu-sample!,ðÑ€Zdefaulthnopquiñokay:L] o|‰–¤r°3mmc@ff380000.rockchip,px30-dw-mshcrockchip,rk3288-dw-mshc°ÿ8@ Í7 Âÿ8EF(biuciuciu-driveciu-sample!,ðÑ€Zdefault hstuui ñokayL½Óáv–mmc@ff390000.rockchip,px30-dw-mshcrockchip,rk3288-dw-mshc°ÿ9@ Í5 Â9GH(biuciuciu-driveciu-sample!,ðÑ€Zdefault hwxyui ñokay:ìÓáz¤4°2spi@ff3a0000 rockchip,sfc°ÿ:@ Í8Â:(clk_sfchclk_sfc h{|}Zdefaultui  ñdisablednand-controller@ff3b0000rockchip,px30-nfc°ÿ;@ Í9Âþ7(ahbnfch7xðÑ€Zdefault h~€�‚ƒ„…ui  ñdisabledopp-table-1operating-points-v2!†opp-200000000› ë¢~ðopp-300000000›á£¢à˜opp-400000000›ׄ¢�opp-480000000›œ8¢*ˆgpu@ff400000$rockchip,px30-maliarm,mali-bifrost°ÿ@@$Í/.- ejobmmugpuÂIÉui†ñokayû‡!video-codec@ff442000rockchip,px30-vpu°ÿD ÍPO evepuvdpu¯ô (aclkhclk ˆui iommu@ff442800rockchip,iommu°ÿD( ÍQ¯ô (aclkiface ui !ˆdsi@ff450000(rockchip,px30-mipi-dsisnps,dw-mipi-dsi°ÿE ÍKÂD(pclký5dphyui �=”apb 6+ñokayports+port@0°+endpoint@0°)‰!�endpoint@1°)Š!’port@1°endpoint)‹!�panel@0xinpeng,xpp055c272° Œ %2 2Kportendpoint)�!‹vop@ff460000rockchip,px30-vop-big°ÿFü ÍMµ–û(aclk_vopdclk_vophclk_vop�345 ”axiahbdclk Žui ñokayport+! endpoint@0°)�!‰endpoint@1°)�!7iommu@ff460f00rockchip,iommu°ÿF ÍMµû (aclkifaceui  ñokay!Žvop@ff470000rockchip,px30-vop-lit°ÿGü ÍN¶—ü(aclk_vopdclk_vophclk_vop�789 ”axiahbdclk ‘ui ñokayport+! endpoint@0°)’!Šendpoint@1°)“!8iommu@ff470f00rockchip,iommu°ÿG ÍN¶ü (aclkifaceui  ñokay!‘isp@ff4a0000rockchip,px30-cif-isp°ÿJ€$ÍFIJ eispmimipi Â3´ú_(ispaclkhclkpclk ”ý•dphyui ñokayports+port@0°+endpoint@0°0)–!Riommu@ff4a8000rockchip,iommu°ÿJ€ ÍF´ú (aclkifaceui  = ñokay!”qos@ff518000rockchip,px30-qossyscon°ÿQ€ !qos@ff520000rockchip,px30-qossyscon°ÿR !#qos@ff52c000rockchip,px30-qossyscon°ÿRÀ !qos@ff538000rockchip,px30-qossyscon°ÿS€ !qos@ff538080rockchip,px30-qossyscon°ÿS€€ !qos@ff538100rockchip,px30-qossyscon°ÿS� !qos@ff538180rockchip,px30-qossyscon°ÿS�€ !qos@ff540000rockchip,px30-qossyscon°ÿT !qos@ff540080rockchip,px30-qossyscon°ÿT€ !qos@ff548000rockchip,px30-qossyscon°ÿT€ !qos@ff548080rockchip,px30-qossyscon°ÿT€€ !qos@ff548100rockchip,px30-qossyscon°ÿT� ! qos@ff548180rockchip,px30-qossyscon°ÿT�€ !!qos@ff548200rockchip,px30-qossyscon°ÿT‚ !"qos@ff550000rockchip,px30-qossyscon°ÿU !qos@ff550080rockchip,px30-qossyscon°ÿU€ !qos@ff550100rockchip,px30-qossyscon°ÿU !qos@ff550180rockchip,px30-qossyscon°ÿU€ !qos@ff558000rockchip,px30-qossyscon°ÿU€ !qos@ff558080rockchip,px30-qossyscon°ÿU€€ !pinctrlrockchip,px30-pinctrl 6 X—+ egpio@ff040000rockchip,gpio-bank°ÿ ÍÂ% l |”ƒ!Fgpio@ff250000rockchip,gpio-bank°ÿ% ÍÂ\ l |”ƒ!¦gpio@ff260000rockchip,gpio-bank°ÿ& ÍÂ] l |”ƒ!Qgpio@ff270000rockchip,gpio-bank°ÿ' ÍÂ^ l |”ƒpcfg-pull-up ˆ!špcfg-pull-down •!¡pcfg-pull-none ¤!™pcfg-pull-none-2ma ¤ ±pcfg-pull-up-2ma ˆ ±pcfg-pull-up-4ma ˆ ±!›pcfg-pull-none-4ma ¤ ±pcfg-pull-down-4ma • ±pcfg-pull-none-8ma ¤ ±!žpcfg-pull-up-8ma ˆ ±!œpcfg-pull-none-12ma ¤ ± ! pcfg-pull-up-12ma ˆ ± !Ÿpcfg-pull-none-smt ¤ À!˜pcfg-output-high Õpcfg-output-low á!¢pcfg-input-high ˆ ì!�pcfg-input ìi2c0i2c0-xfer ù˜ ˜!Ei2c1i2c1-xfer ù˜˜!Ji2c2i2c2-xfer ù˜˜!Li2c3i2c3-xfer ù ˜ ˜!Stsadctsadc-otp-pin ù™!etsadc-otp-out ù™!fuart0uart0-xfer ù š š!'uart0-cts ù ™!(uart0-rts ù ™!)uart1uart1-xfer ùšš!9uart1-cts ù™!:uart1-rts ù™uart2-m0uart2m0-xfer ùšš!;uart2-m1uart2m1-xfer ù ššuart3-m0uart3m0-xfer ùššuart3m0-cts ù™uart3m0-rts ù™uart3-m1uart3m1-xfer ùšš!<uart3m1-cts ù ™!=uart3m1-rts ù ™!>uart4uart4-xfer ùšš!?uart4-cts ù™!@uart4-rts ù™!Auart5uart5-xfer ùšš!Buart5-cts ù™!Cuart5-rts ù™!Dspi0spi0-clk ù›!Tspi0-csn ù›!Uspi0-miso ù ›!Vspi0-mosi ù ›!Wspi0-clk-hs ùœspi0-miso-hs ù œspi0-mosi-hs ù œspi1spi1-clk ù›!Xspi1-csn0 ù ›!Yspi1-csn1 ù ›!Zspi1-miso ù›![spi1-mosi ù ›!\spi1-clk-hs ùœspi1-miso-hs ùœspi1-mosi-hs ù œpdmpdm-clk0m0 ù™pdm-clk0m1 ù™pdm-clk1 ù™pdm-sdi0m0 ù™pdm-sdi0m1 ù™pdm-sdi1 ù™pdm-sdi2 ù™pdm-sdi3 ù™pdm-clk0m0-sleep ù�pdm-clk0m1-sleep ù�pdm-clk1-sleep ù�pdm-sdi0m0-sleep ù�pdm-sdi0m1-sleep ù�pdm-sdi1-sleep ù�pdm-sdi2-sleep ù�pdm-sdi3-sleep ù�i2s0i2s0-8ch-mclk ù™i2s0-8ch-sclktx ù™i2s0-8ch-sclkrx ù ™i2s0-8ch-lrcktx ù™i2s0-8ch-lrckrx ù ™i2s0-8ch-sdo0 ù™i2s0-8ch-sdo1 ù™i2s0-8ch-sdo2 ù™i2s0-8ch-sdo3 ù™i2s0-8ch-sdi0 ù™i2s0-8ch-sdi1 ù ™i2s0-8ch-sdi2 ù ™i2s0-8ch-sdi3 ù™i2s1i2s1-2ch-mclk ù™i2s1-2ch-sclk ù™!*i2s1-2ch-lrck ù™!+i2s1-2ch-sdi ù™!,i2s1-2ch-sdo ù™!-i2s2i2s2-2ch-mclk ù™i2s2-2ch-sclk ù™!.i2s2-2ch-lrck ù™!/i2s2-2ch-sdi ù™!0i2s2-2ch-sdo ù™!1sdmmcsdmmc-clk ùž!nsdmmc-cmd ùœ!osdmmc-det ùœ!psdmmc-bus1 ùœsdmmc-bus4@ ùœœœœ!qsdiosdio-clk ù™!usdio-cmd ùš!tsdio-bus4@ ùšššš!semmcemmc-clk ù ž!wemmc-cmd ù œ!xemmc-rstnout ù ™emmc-bus1 ùœemmc-bus4@ ùœœœœemmc-bus8€ ùœœœœœœœœ!yemmc-reset ù ™!¥flashflash-cs0 ù™!�flash-rdy ù ™!ƒflash-dqs ù ™!…flash-ale ù ™!~flash-cle ù ™!€flash-wrn ù ™!„flash-csl ù™flash-rdn ù™!‚flash-bus8€ ùŸŸŸŸŸŸŸŸ!sfcsfc-bus4@ ù™™™™!}sfc-bus2 ù™™sfc-cs0 ù™!|sfc-clk ù ™!{lcdclcdc-rgb-dclk-pin ù lcdc-rgb-m0-hsync-pin ù lcdc-rgb-m0-vsync-pin ù lcdc-rgb-m0-den-pin ù lcdc-rgb888-m0-data-pins€ ùžžžž ž ž žžžž ž žžžžžžžžžžžžžlcdc-rgb666-m0-data-pins ùžžžž ž ž žžžž ž žžžžžžžlcdc-rgb565-m0-data-pins ùžžžž ž ž žžžž ž žžžžžlcdc-rgb888-m1-data-pins ùžž ž ž žžžžžžžžžžžžžlcdc-rgb666-m1-data-pins° ùžž ž ž žžžžžžžlcdc-rgb565-m1-data-pins� ùžž ž ž žžžžžpwm0pwm0-pin ù™!]pwm1pwm1-pin ù™!^pwm2pwm2-pin ù ™!_pwm3pwm3-pin ù™!`pwm4pwm4-pin ù™!apwm5pwm5-pin ù™!bpwm6pwm6-pin ù™!cpwm7pwm7-pin ù™!dgmacrmii-pins� ù   ™™™™™ ™!lmac-refclk-12ma ù  !mmac-refclk ù ™cif-m0cif-clkout-m0 ù ™!Pdvp-d2d9-m0À ù™™™™™™™™™ ™ ™ ™dvp-d0d1-m0 ù ™™d10-d11-m0 ù™™cif-m1cif-clkout-m1 ù™dvp-d2d9-m1À ù™™™™ ™ ™™™™™™™dvp-d0d1-m1 ù™™d10-d11-m1 ù™™ispisp-prelight ù™headphonehp-det ù¡pmicpmic_int ùš!Gsoc_slppin_gpio ù¢soc_slppin_slp ù™soc_slppin_rst ù™sdio-pwrseqwifi-enable-h ù™!§chosen serial5:115200n8adc-keys adc-keys £ buttons 0w@ Jdesc-key Xesc ^ iý0home-key Xhome ^f i …€menu-key Xmenu ^‹ ixvol-down-key Xvolume down ^r i“àvol-up-key Xvolume up ^s iBhbacklightpwm-backlight ƒ¤a¨ ˆK!Œemmc-pwrseqmmc-pwrseq-emmch¥Zdefault æ !zsdio-pwrseqmmc-pwrseq-simpleZdefaulth§ ÃF!vvccsysregulator-fixed Ôvcc5v0_sys(<ãLK@ûLK@!H compatibleinterrupt-parent#address-cells#size-cellsmodelethernet0i2c0i2c1i2c2i2c3serial0serial1serial2serial3serial4serial5spi0spi1mmc0mmc1mmc2device_typeregenable-methodclocks#cooling-cellscpu-idle-statesdynamic-power-coefficientoperating-points-v2cpu-supplyphandleentry-methodlocal-timer-stoparm,psci-suspend-paramentry-latency-usexit-latency-usmin-residency-usopp-sharedopp-hzopp-microvoltclock-latency-nsopp-suspendinterruptsinterrupt-affinityportsstatusclock-frequencyclock-output-names#clock-cellspolling-delay-passivepolling-delaysustainable-powerthermal-sensorstemperaturehysteresistripcooling-devicecontribution#power-domain-cellspm_qospmuio1-supplypmuio2-supplyoffsetmode-bootloadermode-fastbootmode-loadermode-normalmode-recoveryclock-namesdmasdma-namesreg-shiftreg-io-widthpinctrl-namespinctrl-0#sound-dai-cells#interrupt-cellsinterrupt-controllervccio1-supplyvccio2-supplyvccio3-supplyvccio4-supplyvccio5-supplyvccio6-supplyphysphy-namesrockchip,grfrockchip,outputremote-endpointrockchip,system-power-controllerwakeup-sourcevcc1-supplyvcc2-supplyvcc3-supplyvcc4-supplyvcc5-supplyvcc6-supplyvcc7-supplyvcc8-supplyvcc9-supplyregulator-nameregulator-min-microvoltregulator-max-microvoltregulator-ramp-delayregulator-always-onregulator-boot-onregulator-on-in-suspendregulator-suspend-microvoltregulator-off-in-suspendgpiosvdd-supplymount-matrixirq-gpiosreset-gpiosVDDIO-supplyi2c-scl-falling-time-nsi2c-scl-rising-time-nsavdd-supplydvdd-supplydovdd-supplydata-lanes#pwm-cellsarm,pl330-periph-burst#dma-cellsassigned-clocksassigned-clock-ratesresetsreset-namesrockchip,hw-tshut-temppinctrl-1pinctrl-2#thermal-sensor-cellsrockchip,hw-tshut-moderockchip,hw-tshut-polarity#io-channel-cellsvref-supplybits#reset-cellsassigned-clock-parents#phy-cellsinterrupt-namespower-domainsdr_modeg-np-tx-fifo-sizeg-rx-fifo-sizeg-tx-fifo-sizephy-modeclock_in_outphy-supplysnps,reset-gpiosnps,reset-active-lowsnps,reset-delays-usbus-widthfifo-depthmax-frequencycap-mmc-highspeedcap-sd-highspeedcard-detect-delaysd-uhs-sdr12sd-uhs-sdr25sd-uhs-sdr50sd-uhs-sdr104vmmc-supplyvqmmc-supplykeep-power-in-suspendnon-removablemmc-pwrseqmmc-hs200-1_8vmali-supplyiommus#iommu-cellsbacklightiovcc-supplyvci-supplyrockchip,disable-mmu-resetrockchip,pmurangesgpio-controller#gpio-cellsbias-pull-upbias-pull-downbias-disabledrive-strengthinput-schmitt-enableoutput-highoutput-lowinput-enablerockchip,pinsstdout-pathio-channelsio-channel-nameskeyup-threshold-microvoltpoll-intervallabellinux,codepress-threshold-microvoltpwmspower-supply