Ð þí‰M8Ø( u  zkmagic,a95x-z2rockchip,rk3318 +7A95X Z2aliases=/serial@ff110000E/serial@ff120000M/serial@ff130000U/i2c@ff150000Z/i2c@ff160000_/i2c@ff170000d/i2c@ff180000i/ethernet@ff540000s/ethernet@ff550000}/mmc@ff500000‚/mmc@ff510000‡/mmc@ff520000cpus+cpu@0Œcpuarm,cortex-a53˜œ£²ÂxÜpsciêû cpu@1Œcpuarm,cortex-a53˜œ£²ÂxÜpsciêû cpu@2Œcpuarm,cortex-a53˜œ£²ÂxÜpsciêû cpu@3Œcpuarm,cortex-a53˜œ£²ÂxÜpsciêû idle-states"pscicpu-sleeparm,idle-state/@Wxhúx„l2-cache0cacheopp-table-0operating-points-v2‰opp-408000000”Q–›~ð©œ@ºopp-600000000”#ÃF›~ð©œ@opp-816000000”0£,›B@©œ@opp-1008000000”<Ü›Èੜ@opp-1200000000”G†Œ›±(©œ@ Ædisabledopp-1296000000”M?d›Ö ©œ@ Ædisabledanalog-soundsimple-audio-cardÍi2sæAnalogÆokaysimple-audio-card,cpusimple-audio-card,codecarm-pmuarm,cortex-a53-pmu0!defg, display-subsystemrockchip,display-subsystem? hdmi-soundsimple-audio-cardÍi2sæ€HDMIÆokaysimple-audio-card,cpusimple-audio-card,codecpsciarm,psci-1.0arm,psci-0.2ãsmctimerarm,armv8-timer0!   xin24m fixed-clockERn6bxin24m@i2s@ff000000(rockchip,rk3328-i2srockchip,rk3066-i2s˜ÿ !œ)7ui2s_clki2s_hclk�  †txrx�Æokayi2s@ff010000(rockchip,rk3328-i2srockchip,rk3066-i2s˜ÿ !œ*8ui2s_clki2s_hclk�†txrx�Æokayi2s@ff020000(rockchip,rk3328-i2srockchip,rk3066-i2s˜ÿ !œ+9ui2s_clki2s_hclk�†txrx� Ædisabledspdif@ff030000rockchip,rk3328-spdif˜ÿ !œ.: umclkhclk� †tx¡default¯�Æokaygpdm@ff040000 rockchip,pdm˜ÿœ=Rupdm_clkpdm_hclk�†rx¡defaultsleep¯¹ Ædisabledsyscon@ff100000&rockchip,rk3328-grfsysconsimple-mfd˜ÿ4io-domains"rockchip,rk3328-io-voltage-domainÆokayÃÐÞìúgpiorockchip,rk3328-grf-gpio$4power-controller!rockchip,rk3328-power-controller@+7power-domain@6˜@power-domain@5˜ œ‹BAB@power-domain@8˜œ�F@reboot-modesyscon-reboot-modeTÈ[RBÃgRBÃuRBà …RBÃserial@ff110000&rockchip,rk3328-uartsnps,dw-apb-uart˜ÿ !7œ&Òubaudclkapb_pclk�†txrx¡default¯‘žÆokayserial@ff120000&rockchip,rk3328-uartsnps,dw-apb-uart˜ÿ !8œ'Óubaudclkapb_pclk�†txrx¡default ¯ !"‘ž Ædisabledserial@ff130000&rockchip,rk3328-uartsnps,dw-apb-uart˜ÿ !9œ(Ôubaudclkapb_pclk�†txrx¡default¯#‘žÆokayi2c@ff150000(rockchip,rk3328-i2crockchip,rk3399-i2c˜ÿ !$+œ7Í ui2cpclk¡default¯$ Ædisabledi2c@ff160000(rockchip,rk3328-i2crockchip,rk3399-i2c˜ÿ !%+œ8Î ui2cpclk¡default¯% Ædisabledi2c@ff170000(rockchip,rk3328-i2crockchip,rk3399-i2c˜ÿ !&+œ9Ï ui2cpclk¡default¯& Ædisabledi2c@ff180000(rockchip,rk3328-i2crockchip,rk3399-i2c˜ÿ !'+œ:Ð ui2cpclk¡default¯' Ædisabledspi@ff190000(rockchip,rk3328-spirockchip,rk3066-spi˜ÿ !1+œ Ñuspiclkapb_pclk� †txrx¡default¯()*+ Ædisabledwatchdog@ff1a0000 rockchip,rk3328-wdtsnps,dw-wdt˜ÿ !(œìpwm@ff1b0000rockchip,rk3328-pwm˜ÿœ<Ö upwmpclk¡active¯,¨Æokaylpwm@ff1b0010rockchip,rk3328-pwm˜ÿœ<Ö upwmpclk¡active¯-¨Æokaympwm@ff1b0020rockchip,rk3328-pwm˜ÿ œ<Ö upwmpclk¡default¯.¨ Ædisabledpwm@ff1b0030rockchip,rk3328-pwm˜ÿ0 !2œ<Ö upwmpclk¡default¯/¨ Ædisableddma-controller@ff1f0000arm,pl330arm,primecell˜ÿ@!³œ† uapb_pclkÊthermal-zonessoc-thermalÕëèùè 0tripstrip-point0_�'Гpassivetrip-point1š('Гpassive1soc-critÁ8'Ð “criticalcooling-mapsmap02107 ÿÿÿÿÿÿÿÿ ÿÿÿÿÿÿÿÿ ÿÿÿÿÿÿÿÿ ÿÿÿÿÿÿÿÿFtsadc@ff250000rockchip,rk3328-tsadc˜ÿ% !:S$cÃPœ$Õutsadcapb_pclk¡initdefaultsleep¯2¹3x2‚B ‰tsadc-apb•4¢ÔÀ¹Æokay0efuse@ff260000rockchip,rk3328-efuse˜ÿ&P+œ> upclk_efuseÏ id@7˜cpu-leakage@17˜logic-leakage@19˜cpu-version@1a˜ãAadc@ff280000.rockchip,rk3328-saradcrockchip,rk3399-saradc˜ÿ( !Pèœ%êusaradcapb_pclk‚V ‰saradc-apbÆokayúagpu@ff300000"rockchip,rk3328-maliarm,mali-450˜ÿ0T!ZW]XY[\"gpgpmmupppp0ppmmu0pp1ppmmu1œ‡‡ ubuscore‚f5iommu@ff330200rockchip,iommu˜ÿ3 !`œ“Ý uaclkiface" Ædisablediommu@ff340800rockchip,iommu˜ÿ4@ !bœ�F uaclkiface" Ædisabledvideo-codec@ff350000rockchip,rk3328-vpu˜ÿ5 ! vdpuœ�F uaclkhclk/667iommu@ff350800rockchip,iommu˜ÿ5@ ! œ�F uaclkiface"676video-codec@ff360000*rockchip,rk3328-vdecrockchip,rk3399-vdec˜ÿ6 ! œ‹BABuaxiahbcabaccoreS‹AB cׄׄá£/867iommu@ff360480rockchip,iommu ˜ÿ6€@ÿ6À@ !Jœ‹B uaclkiface"678vop@ff370000rockchip,rk3328-vop˜ÿ7>ü ! œ‘x;uaclk_vopdclk_vophclk_vop‚…†‡ ‰axiahbdclk/9Æokayport+ endpoint@0˜D:?iommu@ff373f00rockchip,iommu˜ÿ7? ! œ‘; uaclkiface"Æokay9hdmi@ff3c0000rockchip,rk3328-dw-hdmi˜ÿ<‘!#GœçFuiahbisfrcecT;Yhdmi¡default ¯<=>•4�ÆokayportsportendpointD?:codec@ff410000rockchip,rk3328-codec˜ÿAœë* upclkmclk•4�Æokayphy@ff430000rockchip,rk3328-hdmi-phy˜ÿC !Sœä@yusysclkrefoclkrefpclk bhdmi_phyEcA ocpu-version€Æokay;clock-controller@ff440000(rockchip,rk3328-crurockchip,crusyscon˜ÿD•4E‹øSx=&'(ˆ‰Ž…ƒŠŒ�ABDC"\5ˆH؉4æ$˜z@@@|c©€n6n6n6äáÀäáÀõáõáõáõáúð€õáõáõáúð€úð€úð€úð€n6#ÃFLG†ŒðÑ€xhÀxhÀðÑ€xhÀxhÀ€syscon@ff450000.rockchip,rk3328-usb2phy-grfsysconsimple-mfd˜ÿE+usb2phy@100rockchip,rk3328-usb2phy˜œ@uphyclk busb480m_phyES{˜BÆokayBotg-port€$!;<=otg-bvalidotg-idlinestateÆokay¯CThost-port€ !> linestateÆokayUmmc@ff5000000rockchip,rk3328-dw-mshcrockchip,rk3288-dw-mshc˜ÿP@ !  œ=!JNubiuciuciu-driveciu-sampleºÅðÑ€ÆokayÓݯDEFG¡defaultîHmmc@ff5100000rockchip,rk3328-dw-mshcrockchip,rk3288-dw-mshc˜ÿQ@ !  œ>"KOubiuciuciu-driveciu-sampleºÅsY@ÆokayÓÝúI(¯JKLM¡default6mmc@ff5200000rockchip,rk3328-dw-mshcrockchip,rk3288-dw-mshc˜ÿR@ ! œ?#LPubiuciuciu-driveciu-sampleºÅðÑ€ÆokayÓD( ¯NOP¡defaultethernet@ff540000rockchip,rk3328-gmac˜ÿT !macirq8œdWXZY–ßMustmmacethmac_clk_rxmac_clk_txclk_mac_refclk_mac_refoutaclk_macpclk_mac‚c ‰stmmaceth•4V Ædisabledethernet@ff550000rockchip,rk3328-gmac˜ÿU•4 !macirq8œTSSU•ÞVIustmmacethmac_clk_rxmac_clk_txclk_mac_refaclk_macpclk_macclk_macphy‚b ‰stmmacetharmiijQVuoutputÆokay˜T‚úð€Semdiosnps,dwmac-mdio+ethernet-phy@04ethernet-phy-id1234.d400ethernet-phy-ieee802.3-c22˜œV‚d¡default¯RS–Qusb@ff5800002rockchip,rk3328-usbrockchip,rk3066-usbsnps,dwc2˜ÿX !œMuotg¨host°ÂÑ€€@ TT Yusb2-phyÆokayusb@ff5c0000 generic-ehci˜ÿ\ ! œNBTUYusbÆokayusb@ff5d0000 generic-ohci˜ÿ] ! œNBTUYusbÆokayusb@ff600000rockchip,rk3328-dwc3snps,dwc3˜ÿ` !Cœ`a„uref_clksuspend_clkbus_clk¨host àutmi_wideé "De~Æokayinterrupt-controller@ff811000 arm,gic-400—¨@˜ÿ�ÿ� ÿ�@ ÿ�`  ! pinctrlrockchip,rk3328-pinctrl•4+½gpio@ff210000rockchip,gpio-bank˜ÿ! !3œÈ$4¨—igpio@ff220000rockchip,gpio-bank˜ÿ" !4œÉ$4¨—fgpio@ff230000rockchip,gpio-bank˜ÿ# !5œÊ$4¨—bgpio@ff240000rockchip,gpio-bank˜ÿ$ !6œË$4¨—pcfg-pull-upÄXpcfg-pull-downÑ`pcfg-pull-noneàVpcfg-pull-none-2maàí_pcfg-pull-up-2maÄípcfg-pull-up-4maÄíYpcfg-pull-none-4maàí\pcfg-pull-down-4maÑípcfg-pull-none-8maàíZpcfg-pull-up-8maÄí[pcfg-pull-none-12maàí ]pcfg-pull-up-12maÄí ^pcfg-output-highüpcfg-output-lowpcfg-input-highÄWpcfg-inputi2c0i2c0-xfer  VV$i2c1i2c1-xfer  VV%i2c2i2c2-xfer   VV&i2c3i2c3-xfer  VV'i2c3-pins  VVhdmi_i2chdmii2c-xfer  VV=pdm-0pdmm0-clk Vpdmm0-fsync Vpdmm0-sdi0 Vpdmm0-sdi1 Vpdmm0-sdi2 Vpdmm0-sdi3 Vpdmm0-clk-sleep Wpdmm0-sdi0-sleep Wpdmm0-sdi1-sleep Wpdmm0-sdi2-sleep Wpdmm0-sdi3-sleep Wpdmm0-fsync-sleep Wtsadcotp-pin  V2otp-out  V3uart0uart0-xfer   VXuart0-cts  Vuart0-rts  Vuart0-rts-pin  Vuart1uart1-xfer  VX uart1-cts V!uart1-rts V"uart1-rts-pin Vuart2-0uart2m0-xfer  VXuart2-1uart2m1-xfer  VX#spi0-0spi0m0-clk Xspi0m0-cs0  Xspi0m0-tx  Xspi0m0-rx  Xspi0m0-cs1  Xspi0-1spi0m1-clk Xspi0m1-cs0 Xspi0m1-tx Xspi0m1-rx Xspi0m1-cs1 Xspi0-2spi0m2-clk X(spi0m2-cs0 X+spi0m2-tx X)spi0m2-rx X*i2s1i2s1-mclk Vi2s1-sclk Vi2s1-lrckrx Vi2s1-lrcktx Vi2s1-sdi Vi2s1-sdo Vi2s1-sdio1 Vi2s1-sdio2 Vi2s1-sdio3 Vi2s1-sleep� WWWWWWWWWi2s2-0i2s2m0-mclk Vi2s2m0-sclk Vi2s2m0-lrckrx Vi2s2m0-lrcktx Vi2s2m0-sdi Vi2s2m0-sdo Vi2s2m0-sleep` WWWWWWi2s2-1i2s2m1-mclk Vi2s2m1-sclk Vi2sm1-lrckrx Vi2s2m1-lrcktx Vi2s2m1-sdi Vi2s2m1-sdo Vi2s2m1-sleepP WWWWWspdif-0spdifm0-tx Vspdif-1spdifm1-tx Vspdif-2spdifm2-tx Vsdmmc0-0sdmmc0m0-pwren Ysdmmc0m0-pin Ysdmmc0-1sdmmc0m1-pwren Ysdmmc0m1-pin Yksdmmc0sdmmc0-clk ZDsdmmc0-cmd [Esdmmc0-dectn YFsdmmc0-wrprt Ysdmmc0-bus1 [sdmmc0-bus4@ [[[[Gsdmmc0-pins€ YYYYYYYYsdmmc0extsdmmc0ext-clk \sdmmc0ext-cmd Ysdmmc0ext-wrprt Ysdmmc0ext-dectn Ysdmmc0ext-bus1 Ysdmmc0ext-bus4@ YYYYsdmmc0ext-pins€ YYYYYYYYsdmmc1sdmmc1-clk  ZLsdmmc1-cmd  [Ksdmmc1-pwren [sdmmc1-wrprt [sdmmc1-dectn [sdmmc1-bus1 [sdmmc1-bus4@ [[[[Jsdmmc1-pins�  Y YYYYYYYYclk-32k-out VMemmcemmc-clk ]Nemmc-cmd ^Oemmc-pwren Vemmc-rstnout Vemmc-bus1 ^emmc-bus4@ ^^^^emmc-bus8€ ^^^^^^^^Ppwm0pwm0-pin Vpwm0-pin-pull-up X,pwm1pwm1-pin Vpwm1-pin-pull-up X-pwm2pwm2-pin V.pwmirpwmir-pin V/gmac-1rgmiim1-pins`  Z \\Z\\\ \ \Z Z\\ZZZ Z\ZZZZrmiim1-pins _]____ _ _] ] V VVVVVgmac2phyfephyled-speed10 Vfephyled-duplex Vfephyled-rxm1 VRfephyled-txm1 Vfephyled-linkm1 VStsadc_pintsadc-int  Vtsadc-pin  Vhdmi_pinhdmi-cec V<hdmi-hpd `>cif-0dvp-d2d9-m0À VVVVV V V VVVVVcif-1dvp-d2d9-m1À VVVVVVVVVVVVirir-int Vcledscyx-led-pin Vdsdio-pwrseqwifi-enable-h Veusbhost-vbus-drv Votg-vbus-drv Vjchosen.serial2:1500000n8adc-keys adc-keys:aFbuttonsWw@qdrecovery recovery…h�Bhir-receivergpio-ir-receiver ªb¯c¡defaultleds gpio-leds¯d¡defaultled-0°on ªbCYX_LEDsdio-pwrseqmmc-pwrseq-simple¯e¡default ¾fIspdif-soundsimple-audio-cardSPDIFsimple-audio-card,cpugsimple-audio-card,codechspdif-outlinux,spdif-dit�hvccio-1v8-regulatorregulator-fixed Êvccio_1v8Ùw@ñw@ vccio-3v3-regulatorregulator-fixed Êvccio_3v3Ù2Z ñ2Z  otg-vbus-regulatorregulator-fixed i¯j¡default Êvcc_otg_vbusÙLK@ñLK@ "Csdmmc-regulatorregulator-fixed i¯k¡defaultÊvcc_sdÙ2Z ñ2Z  5Hvdd-armpwm-regulator @lˆÊvdd_armÙ~ðñ\À Eú  cvdd-logpwm-regulator @mˆÊvdd_logÙ » ñÖ  Eú  c5 compatibleinterrupt-parent#address-cells#size-cellsmodelserial0serial1serial2i2c0i2c1i2c2i2c3ethernet0ethernet1mmc0mmc1mmc2device_typeregclocks#cooling-cellscpu-idle-statesdynamic-power-coefficientenable-methodnext-level-cacheoperating-points-v2cpu-supplyphandleentry-methodlocal-timer-stoparm,psci-suspend-paramentry-latency-usexit-latency-usmin-residency-usopp-sharedopp-hzopp-microvoltclock-latency-nsopp-suspendstatussimple-audio-card,formatsimple-audio-card,mclk-fssimple-audio-card,namesound-daiinterruptsinterrupt-affinityports#clock-cellsclock-frequencyclock-output-namesclock-namesdmasdma-names#sound-dai-cellspinctrl-namespinctrl-0pinctrl-1pmuio-supplyvccio1-supplyvccio2-supplyvccio3-supplyvccio4-supplyvccio5-supplyvccio6-supplygpio-controller#gpio-cells#power-domain-cellsoffsetmode-normalmode-recoverymode-bootloadermode-loaderreg-io-widthreg-shift#pwm-cellsarm,pl330-periph-burst#dma-cellspolling-delay-passivepolling-delaysustainable-powerthermal-sensorstemperaturehysteresistripcooling-devicecontributionassigned-clocksassigned-clock-ratespinctrl-2resetsreset-namesrockchip,grfrockchip,hw-tshut-temp#thermal-sensor-cellsrockchip,efuse-sizebits#io-channel-cellsvref-supplyinterrupt-namesmali-supply#iommu-cellsiommuspower-domainsremote-endpointphysphy-namesnvmem-cellsnvmem-cell-names#phy-cells#reset-cellsassigned-clock-parentsphy-supplyfifo-depthmax-frequencybus-widthcap-sd-highspeedvmmc-supplycap-sdio-irqkeep-power-in-suspendmmc-pwrseqnon-removablesd-uhs-sdr104cap-mmc-highspeedsnps,txpblphy-modephy-handleclock_in_outassigned-clock-ratephy-is-integrateddr_modeg-np-tx-fifo-sizeg-rx-fifo-sizeg-tx-fifo-sizephy_typesnps,dis-del-phy-power-chg-quirksnps,dis_enblslpm_quirksnps,dis-tx-ipgap-linecheck-quirksnps,dis-u2-freeclk-exists-quirksnps,dis_u2_susphy_quirksnps,dis_u3_susphy_quirk#interrupt-cellsinterrupt-controllerrangesbias-pull-upbias-pull-downbias-disabledrive-strengthoutput-highoutput-lowinput-enablerockchip,pinsstdout-pathio-channelsio-channel-nameskeyup-threshold-microvoltpoll-intervallabellinux,codepress-threshold-microvoltgpiosdefault-statereset-gpiosregulator-nameregulator-min-microvoltregulator-max-microvoltregulator-always-ongpioenable-active-highvin-supplypwmsregulator-settling-time-up-usregulator-boot-on