Ð þíÞT8Óp( äÓ8>radxa,rockpi-n10vamrs,rk3399pro-vmarc-somrockchip,rk3399pro +7Radxa ROCK Pi N10aliases=/ethernet@fe300000G/i2c@ff3c0000L/i2c@ff110000Q/i2c@ff120000V/i2c@ff130000[/i2c@ff3d0000`/i2c@ff140000e/i2c@ff150000j/i2c@ff160000o/i2c@ff3e0000t/serial@ff180000|/serial@ff190000„/serial@ff1a0000Œ/serial@ff1b0000”/serial@ff370000œ/mmc@fe320000¡/mmc@fe330000cpus+cpu-mapcluster0core0¦core1¦core2¦core3¦cluster1core0¦core1¦cpu@0ªcpuarm,cortex-a53¶ºpsciÈåÛâñd  / :cpu@1ªcpuarm,cortex-a53¶ºpsciÈåÛâñd  / :cpu@2ªcpuarm,cortex-a53¶ºpsciÈåÛâñd  / :cpu@3ªcpuarm,cortex-a53¶ºpsciÈåÛâñd  / :cpu@100ªcpuarm,cortex-a72¶ºpsciÈÛ âñ´  :thermal-idleâB'Nôcpu@101ªcpuarm,cortex-a72¶ºpsciÈÛ âñ´  :thermal-idleâB'Nôidle-states^pscicpu-sleeparm,idle-statek|“xNú¤„: cluster-sleeparm,idle-statek|“�Nô¤Ð: display-subsystemrockchip,display-subsystemµmemory-controllerrockchip,rk3399-dmc»ÈÛ¨×dmc_clk ãdisabledpmu_a53arm,cortex-a53-pmuêpmu_a72arm,cortex-a72-pmuêpsci arm,psci-1.0Ásmctimerarm,armv8-timer@ê   õxin24m fixed-clock n6xin24m/:Œpcie@f8000000rockchip,rk3399-pcie ¶øýê ÛÊË.µ/ºusbãokaydebug@fe430000&arm,coresight-cpu-debugarm,primecell¶þCÛM ×apb_pclk¦debug@fe432000&arm,coresight-cpu-debugarm,primecell¶þC ÛM ×apb_pclk¦debug@fe434000&arm,coresight-cpu-debugarm,primecell¶þC@ÛM ×apb_pclk¦debug@fe436000&arm,coresight-cpu-debugarm,primecell¶þC`ÛM ×apb_pclk¦debug@fe610000&arm,coresight-cpu-debugarm,primecell¶þaÛL ×apb_pclk¦debug@fe710000&arm,coresight-cpu-debugarm,primecell¶þqÛL ×apb_pclk¦usb@fe800000rockchip,rk3399-dwc3+Ä0Û�ƒöøôùG×ref_clksuspend_clkbus_clkaclk_usb3_rksoc_axi_perfaclk_usb3grf_clkË% Òusb3-otgãokayusb@fe800000 snps,dwc3¶þ€êiÛ�öƒ×refbus_earlysuspendotgµ01ºusb2-phyusb3-phy 'utmi_wide0Hi‚£Nãokayusb@fe900000rockchip,rk3399-dwc3+Ä0Û‚„÷øôùG×ref_clksuspend_clkbus_clkaclk_usb3_rksoc_axi_perfaclk_usb3grf_clkË& Òusb3-otg ãdisabledusb@fe900000 snps,dwc3¶þ�ênÛ‚÷„×refbus_earlysuspendotgµ23ºusb2-phyusb3-phy 'utmi_wide0Hi‚£N ãdisableddp@fec00000rockchip,rk3399-cdn-dp¶þÀê Þr¡‡õá ë Ûru¡o×core-clkpclkspdifgrfµ45N ËHJýÒspdifdptxapbcore\Å ãdisabledportsport+endpoint@0¶Ö6:Ÿendpoint@1¶Ö7:™interrupt-controller@fee00000 arm,gic-v3F+Ä9P¶þàþð ÿðÿñÿòê :interrupt-controller@fee20000arm,gic-v3-itsæõ¶þâ:ppi-partitionsinterrupt-partition-0:interrupt-partition-1:saradc@ff100000rockchip,rk3399-saradc¶ÿê> ÛPe×saradcapb_pclkËÔ Òsaradc-apb ãdisabledi2c@ff110000rockchip,rk3399-i2c¶ÿÞA‡ ëÂÛAU ×i2cpclkê;ûdefaultñ8+ãokay3Œi2c@ff120000rockchip,rk3399-i2c¶ÿÞB‡ ëÂÛBV ×i2cpclkê#ûdefaultñ9+ãokay €hym8563@51haoyu,hym8563¶Q/ €hym8563ûdefaultñ: ;ê:·i2c@ff130000rockchip,rk3399-i2c¶ÿÞC‡ ëÂÛCW ×i2cpclkê"ûdefaultñ<+ãokay3Â:¦i2c@ff140000rockchip,rk3399-i2c¶ÿÞD‡ ëÂÛDX ×i2cpclkê&ûdefaultñ=+ ãdisabledi2c@ff150000rockchip,rk3399-i2c¶ÿÞE‡ ëÂÛEY ×i2cpclkê%ûdefaultñ>+ ãdisabledi2c@ff160000rockchip,rk3399-i2c¶ÿÞF‡ ëÂÛFZ ×i2cpclkê$ûdefaultñ?+ ãdisabledserial@ff180000&rockchip,rk3399-uartsnps,dw-apb-uart¶ÿÛQ`×baudclkapb_pclkêcJTûdefaultñ@Aãokayserial@ff190000&rockchip,rk3399-uartsnps,dw-apb-uart¶ÿÛRa×baudclkapb_pclkêbJTûdefaultñB ãdisabledserial@ff1a0000&rockchip,rk3399-uartsnps,dw-apb-uart¶ÿÛSb×baudclkapb_pclkêdJTûdefaultñCãokayserial@ff1b0000&rockchip,rk3399-uartsnps,dw-apb-uart¶ÿÛTc×baudclkapb_pclkêeJTûdefaultñD ãdisabledspi@ff1c0000(rockchip,rk3399-spirockchip,rk3066-spi¶ÿÛG[×spiclkapb_pclkêDaE E ftxrxûdefaultñFGHI+ ãdisabledspi@ff1d0000(rockchip,rk3399-spirockchip,rk3066-spi¶ÿÛH\×spiclkapb_pclkê5aE E ftxrxûdefaultñJKLM+ ãdisabledspi@ff1e0000(rockchip,rk3399-spirockchip,rk3066-spi¶ÿÛI]×spiclkapb_pclkê4aEEftxrxûdefaultñNOPQ+ ãdisabledspi@ff1f0000(rockchip,rk3399-spirockchip,rk3066-spi¶ÿÛJ^×spiclkapb_pclkêCaEEftxrxûdefaultñRSTU+ ãdisabledspi@ff200000(rockchip,rk3399-spirockchip,rk3066-spi¶ÿ ÛK_×spiclkapb_pclkê„aVV ftxrxûdefaultñWXYZN+ ãdisabledthermal-zonescpu-thermalpd†è”[tripscpu_alert0¤p°Ð±passive:\cpu_alert1¤$ø°Ð±passive:]cpu_crit¤s°Ð ±criticalcooling-mapsmap0»\Àÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿmap1»]HÀÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿgpu-thermalpd†è”[tripsgpu_alert0¤$ø°Ð±passive:^gpu_crit¤s°Ð ±criticalcooling-mapsmap0»^ À_ÿÿÿÿÿÿÿÿtsadc@ff260000rockchip,rk3399-tsadc¶ÿ&êaÞO‡ q°ÛOd×tsadcapb_pclkËè Òtsadc-apb\Ïsûinitdefaultsleepñ`æað`úãokay':[qos@ffa58000rockchip,rk3399-qossyscon¶ÿ¥€ :iqos@ffa5c000rockchip,rk3399-qossyscon¶ÿ¥À :jqos@ffa60080rockchip,rk3399-qossyscon¶ÿ¦€ qos@ffa60100rockchip,rk3399-qossyscon¶ÿ¦ qos@ffa60180rockchip,rk3399-qossyscon¶ÿ¦€ qos@ffa70000rockchip,rk3399-qossyscon¶ÿ§ :mqos@ffa70080rockchip,rk3399-qossyscon¶ÿ§€ :nqos@ffa74000rockchip,rk3399-qossyscon¶ÿ§@ :kqos@ffa76000rockchip,rk3399-qossyscon¶ÿ§` :lqos@ffa90000rockchip,rk3399-qossyscon¶ÿ© :oqos@ffa98000rockchip,rk3399-qossyscon¶ÿ©€ :bqos@ffaa0000rockchip,rk3399-qossyscon¶ÿª :pqos@ffaa0080rockchip,rk3399-qossyscon¶ÿª€ :qqos@ffaa8000rockchip,rk3399-qossyscon¶ÿª€ :rqos@ffaa8080rockchip,rk3399-qossyscon¶ÿª€€ :sqos@ffab0000rockchip,rk3399-qossyscon¶ÿ« :cqos@ffab0080rockchip,rk3399-qossyscon¶ÿ«€ :dqos@ffab8000rockchip,rk3399-qossyscon¶ÿ«€ :eqos@ffac0000rockchip,rk3399-qossyscon¶ÿ¬ :fqos@ffac0080rockchip,rk3399-qossyscon¶ÿ¬€ :gqos@ffac8000rockchip,rk3399-qossyscon¶ÿ¬€ :tqos@ffac8080rockchip,rk3399-qossyscon¶ÿ¬€€ :uqos@ffad0000rockchip,rk3399-qossyscon¶ÿ­ :vqos@ffad8080rockchip,rk3399-qossyscon¶ÿ­€€ qos@ffae0000rockchip,rk3399-qossyscon¶ÿ® :hpower-management@ff310000&rockchip,rk3399-pmusysconsimple-mfd¶ÿ1power-controller!rockchip,rk3399-power-controllerB+:power-domain@34¶"ÛáÝVbBpower-domain@33¶!ÛÜåVcdBpower-domain@31¶ÛëêVeBpower-domain@32¶ ÛíìVfgBpower-domain@35¶#ÛÐVhBpower-domain@25¶ÛlBpower-domain@23¶ÛðViBpower-domain@22¶ÛÕfVjBpower-domain@27¶ÛÎLVkBpower-domain@28¶ÛîVlBpower-domain@8¶Û~}Bpower-domain@9¶ Û€Bpower-domain@24¶ÛôVmnBpower-domain@15¶B+power-domain@21¶ÛÞçrVoBpower-domain@19¶ÛåßVpqBpower-domain@20¶ÛæàVrsBpower-domain@16¶B+power-domain@17¶ÛÙÙVtuBpower-domain@18¶ÛÛÛVvBsyscon@ff320000)rockchip,rk3399-pmugrfsysconsimple-mfd¶ÿ2:io-domains&rockchip,rk3399-pmu-io-voltage-domainãokay]wspi@ff350000(rockchip,rk3399-spirockchip,rk3066-spi¶ÿ5Ûxx×spiclkapb_pclkê<ûdefaultñyz{|+ ãdisabledserial@ff370000&rockchip,rk3399-uartsnps,dw-apb-uart¶ÿ7Ûxx"×baudclkapb_pclkêfJTûdefaultñ} ãdisabledi2c@ff3c0000rockchip,rk3399-i2c¶ÿ<Þx ‡ ëÂÛx x ×i2cpclkê9ûdefaultñ~+ãokay €3´pmic@20rockchip,rk809¶  ê/rk808-clkout1rk808-clkout2ûdefaultñ€l�›�§�³�¿�Ë‚ׂã�ïƒû�regulatorsDCDC_REG1vdd_log*< q°T™plregulator-state-memƒœ » DCDC_REG2 vdd_cpu_l*< q°T™p¸ql: regulator-state-memƒDCDC_REG3vcc_ddr*lregulator-state-memÍDCDC_REG4 vcc3v3_sys*<2Z T2Z l:ƒregulator-state-memÍœ2Z DCDC_REG5 vcc_buck5*<!‘ÀT!‘À:‚regulator-state-memÍœ!‘ÀLDO_REG1 vcca_0v9*< » T » :regulator-state-memÍœ » LDO_REG2vcc_1v8*<w@Tw@:wregulator-state-memÍœw@LDO_REG3vcc_0v9*< » T » regulator-state-memÍœ » LDO_REG4 vcca_1v8*<:�T:�:regulator-state-memÍœ:�LDO_REG5 vdd1v5_dvp*<ã`Tã`regulator-state-memƒLDO_REG6vcc_1v5*<ã`Tã`regulator-state-memƒLDO_REG7 vccio_3v0*<-ÆÀT-ÆÀ:�regulator-state-memƒLDO_REG8 vccio_sd*<w@T2Z :&regulator-state-memƒLDO_REG9vcc_sd*<2Z T2Z regulator-state-memƒSWITCH_REG1 vcc5v0_usb2<LK@TLK@regulator-state-memÍœLK@SWITCH_REG2 vccio_3v3*<2Z T2Z : regulator-state-memƒi2c@ff3d0000rockchip,rk3399-i2c¶ÿ=Þx ‡ ëÂÛx x ×i2cpclkê8ûdefaultñ„+ ãdisabledi2c@ff3e0000rockchip,rk3399-i2c¶ÿ>Þx ‡ ëÂÛx x ×i2cpclkê:ûdefaultñ…+ ãdisabledpwm@ff420000(rockchip,rk3399-pwmrockchip,rk3288-pwm¶ÿBåûdefaultñ†Ûxãokaypwm@ff420010(rockchip,rk3399-pwmrockchip,rk3288-pwm¶ÿBåûdefaultñ‡Ûx ãdisabledpwm@ff420020(rockchip,rk3399-pwmrockchip,rk3288-pwm¶ÿB åûdefaultñˆÛxãokaypwm@ff420030(rockchip,rk3399-pwmrockchip,rk3288-pwm¶ÿB0åûdefaultñ‰Ûx ãdisableddfi@ff630000¶ÿc@rockchip,rk3399-dfi»êƒÛy ×pclk_ddr_mon ãdisabled:video-codec@ff650000rockchip,rk3399-vpu¶ÿe êrq mvepuvdpuÛëê ×aclkhclkðŠNiommu@ff650800rockchip,iommu¶ÿe@êsÛëê ×aclkiface÷N:Švideo-codec@ff660000rockchip,rk3399-vdec¶ÿfêt Ûí쟞×axiahbcabaccoreð‹N iommu@ff660480rockchip,iommu ¶ÿf€@ÿfÀ@êuÛíì ×aclkifaceN ÷:‹iommu@ff670800rockchip,iommu¶ÿg@ê*ÛáÝ ×aclkiface÷ ãdisabledrga@ff680000rockchip,rk3399-rga¶ÿhê7ÛÜåm×aclkhclksclkËjgi ÒcoreaxiahbN!efuse@ff690000rockchip,rk3399-efuse¶ÿi€+Û} ×pclk_efusecpu-id@7¶cpu-leakage@17¶gpu-leakage@18¶center-leakage@19¶cpu-leakage@1a¶logic-leakage@1b¶wafer-info@1c¶dma-controller@ff6d0000arm,pl330arm,primecell¶ÿm@ ê  ÛÓ ×apb_pclk:Vdma-controller@ff6e0000arm,pl330arm,primecell¶ÿn@ ê  ÛÔ ×apb_pclk:Eclock-controller@ff750000rockchip,rk3399-pmucru¶ÿuÛŒ×xin24m\/ &Þx‡(Jñ:xclock-controller@ff760000rockchip,rk3399-cru¶ÿvÛŒ×xin24m\/ &ˆÞÀÀ@ÂÁBÉÂCãÞxíD‡#g¸€/¯;šÊðÑ€xhÀ<4`õáõáúð€#ÃFõáúð€ׄׄ ë ëÂׄ:syscon@ff770000&rockchip,rk3399-grfsysconsimple-mfd¶ÿw+:io-domains"rockchip,rk3399-io-voltage-domainãokay 3 @� P&mipi-dphy-rx0rockchip,rk3399-mipi-dphy-rx0Ûw¥o×dphy-refdphy-cfggrfN ] ãdisabled:¡usb2phy@e450rockchip,rk3399-usb2phy¶äPÛ{×phyclk/clk_usbphy0_480mãokay:,host-port ]ê mlinestateãokayîŽ:-otg-port ]0êghjmotg-bvalidotg-idlinestateãokayî�:0usb2phy@e460rockchip,rk3399-usb2phy¶ä`Û|×phyclk/clk_usbphy1_480mãokay:.host-port ]ê mlinestateãokayîŽ:/otg-port ]0êlmomotg-bvalidotg-idlinestate ãdisabled:2phy@f780rockchip,rk3399-emmc-phy¶÷€$Û�×emmcclk h2 ]ãokay:+pcie-phyrockchip,rk3399-pcie-phyÛŠ×refclk ]ˇÒphyãokay:phy@ff7c0000rockchip,rk3399-typec-phy¶ÿ|Û~}×tcpdcoretcpdphy-refÞ~‡úð€NË•”LÒuphyuphy-pipeuphy-tcphy\ãokaydp-port ]:4usb3-port ]:1phy@ff800000rockchip,rk3399-typec-phy¶ÿ€Û€×tcpdcoretcpdphy-refÞ€‡úð€N Ë�œMÒuphyuphy-pipeuphy-tcphy\ ãdisableddp-port ]:5usb3-port ]:3watchdog@ff848000 rockchip,rk3399-wdtsnps,dw-wdt¶ÿ„€Û|êxrktimer@ff850000rockchip,rk3399-timer¶ÿ…êQÛhZ ×pclktimerspdif@ff870000rockchip,rk3399-spdif¶ÿ‡êBaVftx ×mclkhclkÛU×ûdefaultñ‘NÅ ãdisabledi2s@ff880000(rockchip,rk3399-i2srockchip,rk3066-i2s¶ÿˆ\ê'aVVftxrx×i2s_clki2s_hclkÛVÔûdefaultñ’NÅ ãdisabledi2s@ff890000(rockchip,rk3399-i2srockchip,rk3066-i2s¶ÿ‰ê(aVVftxrx×i2s_clki2s_hclkÛWÕûdefaultñ“NÅ ãdisabledi2s@ff8a0000(rockchip,rk3399-i2srockchip,rk3066-i2s¶ÿŠê)aVVftxrx×i2s_clki2s_hclkÛXÖNÅ ãdisabled:¤vop@ff8f0000rockchip,rk3399-vop-lit¶ÿ�>üêwÞÛÛ‡ׄõáÛÛµÛ×aclk_vopdclk_vophclk_vopð”NË Òaxiahbdclkãokayport+:endpoint@0¶Ö•:«endpoint@1¶Ö–:°endpoint@2¶Ö—:©endpoint@3¶Ö˜:­endpoint@4¶Ö™:7iommu@ff8f3f00rockchip,iommu¶ÿ�?êwÛÛÛ ×aclkifaceN÷ãokay:”vop@ff900000rockchip,rk3399-vop-big¶ÿ�>üêvÞÙÙ‡ׄõáÛÙ´Ù×aclk_vopdclk_vophclk_vopðšNË Òaxiahbdclkãokayport+:endpoint@0¶Ö›:¯endpoint@1¶Öœ:ªendpoint@2¶Ö�:¨endpoint@3¶Öž:¬endpoint@4¶ÖŸ:6iommu@ff903f00rockchip,iommu¶ÿ�?êvÛÙÙ ×aclkifaceN÷ãokay:šisp0@ff910000rockchip,rk3399-cif-isp¶ÿ‘@ê+Ûnéã×ispaclkhclk𠵡ºdphyN ãdisabledports+port@0¶+iommu@ff914000rockchip,iommu ¶ÿ‘@ÿ‘Pê+Ûéã ×aclkiface÷N |: isp1@ff920000rockchip,rk3399-cif-isp¶ÿ’@ê,Ûoêä×ispaclkhclk𢵣ºdphyN ãdisabledports+port@0¶+iommu@ff924000rockchip,iommu ¶ÿ’@ÿ’Pê,Ûêä ×aclkiface÷N |:¢hdmi-soundsimple-audio-card —i2s ° Êhdmi-sound ãdisabledsimple-audio-card,cpu á¤simple-audio-card,codec á¥hdmi@ff940000rockchip,rk3399-dw-hdmi¶ÿ”ê(Ûtqpo×iahbisfrcecgrfrefNT\Åãokay ë¦ûdefaultñ§:¥portsport+endpoint@0¶Ö¨:�endpoint@1¶Ö©:—mipi@ff960000*rockchip,rk3399-mipi-dsisnps,dw-mipi-dsi¶ÿ–€ê- Û¢p£o×refpclkphy_cfggrfNËûÒapb\+ ãdisabledports+port@0¶+endpoint@0¶Öª:œendpoint@1¶Ö«:•mipi@ff968000*rockchip,rk3399-mipi-dsisnps,dw-mipi-dsi¶ÿ–€€ê. Û¢q¤o×refpclkphy_cfggrfNËüÒapb\+ ] ãdisabled:£ports+port@0¶+endpoint@0¶Ö¬:žendpoint@1¶Ö­:˜edp@ff970000rockchip,rk3399-edp¶ÿ—€ê Ûjlo ×dppclkgrfûdefaultñ®NËÒdp\ ãdisabledports+port@0¶+endpoint@0¶Ö¯:›endpoint@1¶Ö°:–gpu@ff9a0000#rockchip,rk3399-maliarm,mali-t860¶ÿš0ê mjobmmugpuÛÐâN# ãdisabled±:_pinctrlrockchip,rk3399-pinctrl\»+Ägpio@ff720000rockchip,gpio-bank¶ÿrÛxê ÷ 9F:gpio@ff730000rockchip,gpio-bank¶ÿsÛxê ÷ 9F:gpio@ff780000rockchip,gpio-bank¶ÿxÛPê ÷ 9F:¹gpio@ff788000rockchip,gpio-bank¶ÿx€ÛQê ÷ 9F:!gpio@ff790000rockchip,gpio-bank¶ÿyÛRê ÷ 9F:;pcfg-pull-up :µpcfg-pull-down :¶pcfg-pull-none /:²pcfg-pull-none-12ma / < :´pcfg-pull-none-13ma / < :³pcfg-pull-none-18ma / <pcfg-pull-none-20ma / <pcfg-pull-up-2ma  <pcfg-pull-up-8ma  <pcfg-pull-up-18ma  <pcfg-pull-up-20ma  <pcfg-pull-down-4ma  <pcfg-pull-down-8ma  <pcfg-pull-down-12ma  < pcfg-pull-down-18ma  <pcfg-pull-down-20ma  <pcfg-output-high Kpcfg-output-low Wpcfg-input-enable bpcfg-input-pull-up b  <pcfg-input-pull-down b  <clockclk-32k o²cifcif-clkin o ²cif-clkouta o ²edpedp-hpd o²:®gmacrgmii-pinsð o³² ² ³ ² ²²²²³³²²³³:rmii-pins  o ² ³ ² ² ²²²²³³i2c0i2c0-xfer o²²:~i2c1i2c1-xfer o²²:8i2c2i2c2-xfer o´´:9i2c3i2c3-xfer o²²:<i2c4i2c4-xfer o ² ²:„i2c5i2c5-xfer o ² ²:=i2c6i2c6-xfer o ² ²:>i2c7i2c7-xfer o²²:?i2c8i2c8-xfer o²²:…i2s0i2s0-2ch-bus` o²²²²²²i2s0-8ch-bus� o²²²²²²²²²:’i2s1i2s1-2ch-busP o²²²²²:“sdio0sdio0-bus1 oµsdio0-bus4@ oµµµµ:#sdio0-cmd oµ:$sdio0-clk o²:%sdio0-cd oµsdio0-pwr oµsdio0-bkpwr oµsdio0-wp oµsdio0-int oµsdmmcsdmmc-bus1 oµsdmmc-bus4@ oµ µ µ µ:*sdmmc-clk o ²:'sdmmc-cmd o µ:(sdmmc-cd oµ:)sdmmc-wp oµsuspendap-pwroff o²ddrio-pwroff o²spdifspdif-bus o²:‘spdif-bus-1 o²spi0spi0-clk oµ:Fspi0-cs0 oµ:Ispi0-cs1 oµspi0-tx oµ:Gspi0-rx oµ:Hspi1spi1-clk o µ:Jspi1-cs0 o µ:Mspi1-rx oµ:Lspi1-tx oµ:Kspi2spi2-clk o µ:Nspi2-cs0 o µ:Qspi2-rx o µ:Pspi2-tx o µ:Ospi3spi3-clk oµ:yspi3-cs0 oµ:|spi3-rx oµ:{spi3-tx oµ:zspi4spi4-clk oµ:Rspi4-cs0 oµ:Uspi4-rx oµ:Tspi4-tx oµ:Sspi5spi5-clk oµ:Wspi5-cs0 oµ:Zspi5-rx oµ:Yspi5-tx oµ:Xtestclktest-clkout0 o²test-clkout1 o²test-clkout2 o²tsadcotp-pin o²:`otp-out o²:auart0uart0-xfer oµ²:@uart0-cts o²:Auart0-rts o²uart1uart1-xfer o µ ²:Buart2auart2a-xfer oµ ²uart2buart2b-xfer oµ²uart2cuart2c-xfer oµ²:Cuart3uart3-xfer oµ²:Duart3-cts o²uart3-rts o²uart4uart4-xfer oµ²:}uarthdcpuarthdcp-xfer oµ²pwm0pwm0-pin o²:†pwm0-pin-pull-down o¶vop0-pwm-pin o²vop1-pwm-pin o²pwm1pwm1-pin o²:‡pwm1-pin-pull-down o¶pwm2pwm2-pin o²:ˆpwm2-pin-pull-down o¶pwm3apwm3a-pin o²:‰pwm3bpwm3b-pin o²hdmihdmi-i2c-xfer o²²hdmi-cec o²:§pciepci-clkreqn-cpm o²pci-clkreqnb-cpm o²:pcie-pwr oµ:½hym8563hym8563-int oµ::pmicpmic-int-l oµ:€sdio-pwrseqwifi-enable-h o²:¸vbus_hostusb1-en-oc oµ:»vbus_typecusb0-en-oc oµ:¼opp-table-0operating-points-v2 }: opp00 ˆQ– � –¨ –¨Ð �œ@opp01 ˆ#ÃF � –¨ –¨Ðopp02 ˆ0£, � øP øPÐopp03 ˆ<Ü �HHÐopp04 ˆG†Œ �B@B@Ðopp05 ˆTfr �*ˆ*ˆÐopp-table-1operating-points-v2 }: opp00 ˆQ– � –¨ –¨Ð �œ@opp01 ˆ#ÃF � –¨ –¨Ðopp02 ˆ0£, � –¨ –¨Ðopp03 ˆ<Ü � Yø YøÐopp04 ˆG†Œ �~ð~ðÐopp05 ˆTfr �£è£èÐopp06 ˆ_Ø" �ÈàÈàÐopp07 ˆkIÒ �O€O€Ðopp-table-2operating-points-v2:±opp00 ˆ ë � –¨ –¨Œ0opp01 ˆ³Ü@ � –¨ –¨Œ0opp02 ˆׄ � –¨ –¨Œ0opp03 ˆÍe � Yø YøŒ0opp04 ˆ#ÃF �HHŒ0opp05 ˆ/¯ �ÈàÈàŒ0external-gmac-clock fixed-clock sY@ clkin_gmac/:sdio-pwrseqmmc-pwrseq-simpleÛ· ×ext_clockûdefaultñ¸ ®¹:"vcc12v-dcin-regulatorregulator-fixed vcc12v_dcin*<·T·:ºvcc5v0-sys-regulatorregulator-fixed vcc5v0_sys*<LK@TLK@ ºº:�vbus-hostregulator-fixedûdefaultñ» vbus_host º� Å ;:Žvbus-typecregulator-fixedûdefaultñ¼ vbus_typec º� Å ;:�vcc-pcie-regulatorregulator-fixed Å ;ûdefaultñ½ vcc3v3_pcie* º�:chosen Øserial2:1500000n8 compatibleinterrupt-parent#address-cells#size-cellsmodelethernet0i2c0i2c1i2c2i2c3i2c4i2c5i2c6i2c7i2c8serial0serial1serial2serial3serial4mmc0mmc1cpudevice_typeregenable-methodcapacity-dmips-mhzclocks#cooling-cellsdynamic-power-coefficientcpu-idle-statesoperating-points-v2cpu-supplyphandleduration-usexit-latency-usentry-methodlocal-timer-stoparm,psci-suspend-paramentry-latency-usmin-residency-usportsrockchip,pmudevfreq-eventsclock-namesstatusinterruptsarm,no-tick-in-suspendclock-frequencyclock-output-names#clock-cellsreg-names#interrupt-cellsaspm-no-l0sbus-rangeinterrupt-namesinterrupt-map-maskinterrupt-mapmax-link-speedmsi-mapphysphy-namesrangesresetsreset-namesep-gpiosnum-lanespinctrl-0pinctrl-namesvpcie0v9-supplyvpcie1v8-supplyvpcie3v3-supplyinterrupt-controllerpower-domainsrockchip,grfsnps,txpblassigned-clock-parentsclock_in_outphy-modesnps,reset-active-lowsnps,reset-delays-ustx_delayrx_delayassigned-clocksphy-supplysnps,reset-gpiomax-frequencyfifo-depthbus-widthcap-sd-highspeedcap-sdio-irqkeep-power-in-suspendmmc-pwrseqnon-removablesd-uhs-sdr104assigned-clock-ratescap-mmc-highspeeddisable-wpvqmmc-supplycd-gpiosarasan,soc-ctl-syscondisable-cqe-dcmdmmc-hs400-1_8vmmc-hs400-enhanced-strobedr_modephy_typesnps,dis_enblslpm_quirksnps,dis-u2-freeclk-exists-quirksnps,dis_u2_susphy_quirksnps,dis-del-phy-power-chg-quirksnps,dis-tx-ipgap-linecheck-quirk#sound-dai-cellsremote-endpointmsi-controller#msi-cellsaffinity#io-channel-cellsi2c-scl-falling-time-nsi2c-scl-rising-time-nsreg-shiftreg-io-widthdmasdma-namespolling-delay-passivepolling-delaythermal-sensorstemperaturehysteresistripcooling-devicerockchip,hw-tshut-temppinctrl-1pinctrl-2#thermal-sensor-cellsrockchip,hw-tshut-moderockchip,hw-tshut-polarity#power-domain-cellspm_qospmu1830-supplyrockchip,system-power-controllerwakeup-sourcevcc1-supplyvcc2-supplyvcc3-supplyvcc4-supplyvcc5-supplyvcc6-supplyvcc7-supplyvcc8-supplyvcc9-supplyregulator-nameregulator-always-onregulator-boot-onregulator-min-microvoltregulator-max-microvoltregulator-initial-moderegulator-off-in-suspendregulator-suspend-microvoltregulator-ramp-delayregulator-on-in-suspend#pwm-cellsiommus#iommu-cells#dma-cellsarm,pl330-periph-burst#reset-cellsbt656-supplygpio1830-supplysdmmc-supply#phy-cellsdrive-impedance-ohmrockchip,disable-mmu-resetsimple-audio-card,formatsimple-audio-card,mclk-fssimple-audio-card,namesound-daiddc-i2c-busgpio-controller#gpio-cellsbias-pull-upbias-pull-downbias-disabledrive-strengthoutput-highoutput-lowinput-enablerockchip,pinsopp-sharedopp-hzopp-microvoltclock-latency-nsreset-gpiosvin-supplyenable-active-highstdout-path