Ð þí¸8­Ø( G­  6,pine64,soquartz-cm4iopine64,soquartzrockchip,rk356617Pine64 RK3566 SoQuartz with CM4-IO Carrier Boardaliases=/pinctrl/gpio@fdd60000C/pinctrl/gpio@fe740000I/pinctrl/gpio@fe750000O/pinctrl/gpio@fe760000U/pinctrl/gpio@fe770000[/i2c@fdd40000`/i2c@fe5a0000e/i2c@fe5b0000j/i2c@fe5c0000o/i2c@fe5d0000t/i2c@fe5e0000y/serial@fdd50000�/serial@fe650000‰/serial@fe660000‘/serial@fe670000™/serial@fe680000¡/serial@fe690000©/serial@fe6a0000±/serial@fe6b0000¹/serial@fe6c0000Á/serial@fe6d0000É/spi@fe610000Î/spi@fe620000Ó/spi@fe630000Ø/spi@fe640000Ý/ethernet@fe010000ç/mmc@fe2b0000ì/mmc@fe310000ñ/mmc@fe2c0000cpus cpu@0öcpu,arm,cortex-a55 psci*>Icpu@100öcpu,arm,cortex-a55 psci*>Icpu@200öcpu,arm,cortex-a55 psci*>Icpu@300öcpu,arm,cortex-a55 psci*>I opp-table-0,operating-points-v2QIopp-408000000\Q– c »  » Œ0qœ@opp-600000000\#ÃF c »  » Œ0opp-816000000\0£, c »  » Œ0‚opp-1104000000\AÍ´ c »  » Œ0opp-1416000000\Tfr c »  » Œ0opp-1608000000\_Ø" cà˜à˜Œ0opp-1800000000\kIÒ c��Œ0firmwarescmi ,arm,scmi-smcŽ‚™ protocol@14ŸIopp-table-1,operating-points-v2I=opp-200000000\ ëÂc –¨opp-300000000\á£c –¨opp-400000000\ׄc –¨opp-600000000\#ÃFc –¨opp-700000000\)¹'c » opp-800000000\/¯cB@pmu,arm,cortex-a55-pmu0¬äåæç· psci ,arm,psci-1.0#smctimer,arm,armv8-timer0¬   Êxin24m ,fixed-clockán6ñxin24mŸIxin32k ,fixed-clocká€ñxin32k defaultŸsram@10f000 ,mmio-sramð ðsram@0,arm,scmi-shmemIsata@fc400000',rockchip,rk3568-dwc-ahcisnps,dwc-ahciü@ › œ �#satapmaliverxoob ¬_/  4sata-phy>P  ^disabledsata@fc800000',rockchip,rk3568-dwc-ahcisnps,dwc-ahciü€   ¡ ¢#satapmaliverxoob ¬`/ 4sata-phy>P  ^disabledusb@fcc00000,rockchip,rk3568-dwc3snps,dwc3üÀ@ ¬© ¦ § ¥#ref_clksuspend_clkbus_clkeotg mutmi_wideP v ”}^okay/ 4usb2-phy– �high-speedusb@fd000000,rockchip,rk3568-dwc3snps,dwc3ý@ ¬ª © ª ¨#ref_clksuspend_clkbus_clkehost / 4usb2-phyusb3-phy mutmi_wideP v •} ^disabledinterrupt-controller@fd400000 ,arm,gic-v3 ý@ýF ¬ «ÀÑýAÛ(æIusb@fd800000 ,generic-ehciý€ ¬‚ ½ ¾ ¼/4usb ^disabledusb@fd840000 ,generic-ohciý„ ¬ƒ ½ ¾ ¼/4usb ^disabledusb@fd880000 ,generic-ehciýˆ ¬… ¿ À ¼/4usb ^disabledusb@fd8c0000 ,generic-ohciýŒ ¬† ¿ À ¼/4usb ^disabledsyscon@fdc20000),rockchip,rk3568-pmugrfsysconsimple-mfdýÂI¢io-domains&,rockchip,rk3568-pmu-io-voltage-domain^okayõ-;IWesyscon@fdc50000ýÅ ,rockchip,rk3566-pipe-grfsysconIœsyscon@fdc60000&,rockchip,rk3568-grfsysconsimple-mfdýÆIsyscon@fdc80000$,rockchip,rk3568-pipe-phy-grfsysconýÈI�syscon@fdc90000$,rockchip,rk3568-pipe-phy-grfsysconýÉIžsyscon@fdca0000#,rockchip,rk3568-usb2phy-grfsysconýÊ€IŸsyscon@fdca8000#,rockchip,rk3568-usb2phy-grfsysconýÊ€€I¡clock-controller@fdd00000,rockchip,rk3568-pmucruýПsIclock-controller@fdd20000,rockchip,rk3568-cruýÒ#xin24mŸs€ �G†Œ ëÂ¥I i2c@fdd40000(,rockchip,rk3568-i2crockchip,rk3399-i2cýÔ ¬.- #i2cpclkdefault ^okayregulator@1c ,tcs,tcs4525²Ïvdd_cpuÞ 5öŒ0ü#7IIregulator-state-memTpmic@20,rockchip,rk809 ¬Ÿñrk808-clkout1rk808-clkout2defaultmŽœ¨´ÀÌØäðüI{regulatorsDCDC_REG1 Ïvdd_logic#7Þ¡ ö™p » q!regulator-state-mem8P » DCDC_REG2Ïvdd_gpu#7Þ¡ ö™p » q!regulator-state-memTDCDC_REG3#7!Ïvcc_ddrregulator-state-mem8DCDC_REG4#7Þ¡ ö™p » !Ïvdd_npuregulator-state-memTDCDC_REG5Ïvcc_1v8#7Þw@öw@Iregulator-state-mem8Pw@LDO_REG1#7Þ » ö » Ïvdda0v9_imageregulator-state-mem8P » LDO_REG2#7Þ » ö »  Ïvdda_0v9regulator-state-memTLDO_REG3#7Þ » ö »  Ïvdda0v9_pmuregulator-state-mem8P » LDO_REG4#7Þ2Z ö2Z  Ïvccio_acodecregulator-state-memTLDO_REG5#7Þw@ö2Z  Ïvccio_sdIregulator-state-memTLDO_REG6#7Þ2Z ö2Z  Ïvcc3v3_pmuIregulator-state-mem8P2Z LDO_REG7#7Þw@öw@ Ïvcca_1v8I�regulator-state-memTLDO_REG8#7Þw@öw@ Ïvcca1v8_pmuI€regulator-state-memTLDO_REG9#7Þw@öw@Ïvcca1v8_imageregulator-state-memTSWITCH_REG1Ïvcc_3v3Iregulator-state-memTSWITCH_REG2 Ïvcc3v3_sd ^disabledregulator-state-mem8serial@fdd50000&,rockchip,rk3568-uartsnps,dw-apb-uartýÕ ¬t ,#baudclkapb_pclkl !defaultq~ ^disabledpwm@fdd70000(,rockchip,rk3568-pwmrockchip,rk3328-pwmý× 0 #pwmpclk"defaultˆ ^disabledpwm@fdd70010(,rockchip,rk3568-pwmrockchip,rk3328-pwmý× 0 #pwmpclk#defaultˆ ^disabledpwm@fdd70020(,rockchip,rk3568-pwmrockchip,rk3328-pwmý×  0 #pwmpclk$defaultˆ ^disabledpwm@fdd70030(,rockchip,rk3568-pwmrockchip,rk3328-pwmý×0 0 #pwmpclk%defaultˆ ^disabledpower-management@fdd90000&,rockchip,rk3568-pmusysconsimple-mfdýÙpower-controller!,rockchip,rk3568-power-controller“ I power-domain@7  §&“power-domain@8 Ì Í §'()“power-domain@9  Ú Û Ü §*+,“power-domain@10  ñ ò§-./012“power-domain@11  í§3“power-domain@13  §4“power-domain@14  §567“power-domain@15 §89:;<“gpu@fde60000&,rockchip,rk3568-maliarm,mali-bifrostýæ@$¬()' ®jobmmugpu #gpubus *=P  ^disabledIŒmmc@fe0000000,rockchip,rk3568-dw-mshcrockchip,rk3288-dw-mshcþ@ ¬d  Á  Ž �#biuciuciu-driveciu-sample¾ÉðÑ€v ë×reset ^disabledethernet@fe010000&,rockchip,rk3568-gmacsnps,dwmac-4.20aþ¬ ®macirqeth_wake_irq@ † ‰ ‰ Ç Ã Ä ‰ ÈW#stmmacethmac_clk_rxmac_clk_txclk_mac_refoutaclk_macpclk_macclk_mac_speedptp_refv ì ×stmmaceth¥ã>ó?@*^okay€ ‰ ‡ †3 ‡ †AJinputWbrgmiidefaultBCDEFG k{ ‘N † ¦0¯¸Hmdio,snps,dwmac-mdio ethernet-phy@0,ethernet-phy-ieee802.3-c22^okayIHstmmac-axi-configÃÍÝI>rx-queues-configíI?queue0tx-queues-configI@queue0qos@fe128000,rockchip,rk3568-qossysconþ€ I&qos@fe138080,rockchip,rk3568-qossysconþ€€ I5qos@fe138100,rockchip,rk3568-qossysconþ� I6qos@fe138180,rockchip,rk3568-qossysconþ�€ I7qos@fe148000,rockchip,rk3568-qossysconþ€ I'qos@fe148080,rockchip,rk3568-qossysconþ€€ I(qos@fe148100,rockchip,rk3568-qossysconþ� I)qos@fe150000,rockchip,rk3568-qossysconþ I3qos@fe158000,rockchip,rk3568-qossysconþ€ I-qos@fe158100,rockchip,rk3568-qossysconþ� I.qos@fe158180,rockchip,rk3568-qossysconþ�€ I/qos@fe158200,rockchip,rk3568-qossysconþ‚ I0qos@fe158280,rockchip,rk3568-qossysconþ‚€ I1qos@fe158300,rockchip,rk3568-qossysconþƒ I2qos@fe180000,rockchip,rk3568-qossysconþ qos@fe190000,rockchip,rk3568-qossysconþ I8qos@fe190280,rockchip,rk3568-qossysconþ€ I9qos@fe190300,rockchip,rk3568-qossysconþ I:qos@fe190380,rockchip,rk3568-qossysconþ€ I;qos@fe190400,rockchip,rk3568-qossysconþ I<qos@fe198000,rockchip,rk3568-qossysconþ€ I4qos@fe1a8000,rockchip,rk3568-qossysconþ€ I*qos@fe1a8080,rockchip,rk3568-qossysconþ€€ I+qos@fe1a8100,rockchip,rk3568-qossysconþ� I,mmc@fe2b00000,rockchip,rk3568-dw-mshcrockchip,rk3288-dw-mshcþ+@ ¬b  ° ± Š ‹#biuciuciu-driveciu-sample¾ÉðÑ€v Ô×reset^okay#->defaultIJKLIVMmmc@fe2c00000,rockchip,rk3568-dw-mshcrockchip,rk3288-dw-mshcþ,@ ¬c  ² ³ Œ �#biuciuciu-driveciu-sample¾ÉðÑ€v Ö×reset^okay#-bo…N�default OPQžVIspi@fe300000 ,rockchip,sfcþ0@ ¬e x v#clk_sfchclk_sfcRdefault ^disabledmmc@fe310000,rockchip,rk3568-dwcmshcþ1 ¬€ { }� ëÂn6( | z y { }#corebusaxiblocktimer^okay#¬�VIspdif@fe460000,rockchip,rk3568-spdifþF ¬f #mclkhclk _ \lS»txdefaultTÅ ^disabledi2s@fe410000,rockchip,rk3568-i2s-tdmþA ¬5€ E I�FÏqFÏq G K :#mclk_txmclk_rxhclklSS»rxtxv R S ×tx-mrx-m¥default0UVWXYZ[\]^_`Å ^disabledi2s@fe430000,rockchip,rk3568-i2s-tdmþC ¬7 S W <#mclk_txmclk_rxhclklSS»txrxv U V ×tx-mrx-m¥Å ^disabledpdm@fe440000,rockchip,rk3568-pdmþD ¬L Z Y#pdm_clkpdm_hclklS »rxabcdefdefaultv X×pdm-mÅ ^disableddma-controller@fe530000,arm,pl330arm,primecellþS@¬ Ö   #apb_pclkíI dma-controller@fe550000,arm,pl330arm,primecellþU@¬Ö   #apb_pclkíISi2c@fe5a0000(,rockchip,rk3568-i2crockchip,rk3399-i2cþZ ¬/ H G #i2cpclkgdefault ^okayrtc@51 ,nxp,pcf85063Qi2c@fe5b0000(,rockchip,rk3568-i2crockchip,rk3399-i2cþ[ ¬0 J I #i2cpclkhdefault  ^disabledi2c@fe5c0000(,rockchip,rk3568-i2crockchip,rk3399-i2cþ\ ¬1 L K #i2cpclkidefault  ^disabledi2c@fe5d0000(,rockchip,rk3568-i2crockchip,rk3399-i2cþ] ¬2 N M #i2cpclkjdefault  ^disabledi2c@fe5e0000(,rockchip,rk3568-i2crockchip,rk3399-i2cþ^ ¬3 P O #i2cpclkkdefault  ^disabledwatchdog@fe600000 ,rockchip,rk3568-wdtsnps,dw-wdtþ` ¬•   #tclkpclkspi@fe610000(,rockchip,rk3568-spirockchip,rk3066-spiþa ¬g R Q#spiclkapb_pclkl  »txrxdefault lmn  ^disabledspi@fe620000(,rockchip,rk3568-spirockchip,rk3066-spiþb ¬h T S#spiclkapb_pclkl  »txrxdefault opq  ^disabledspi@fe630000(,rockchip,rk3568-spirockchip,rk3066-spiþc ¬i V U#spiclkapb_pclkl  »txrxdefault rst  ^disabledspi@fe640000(,rockchip,rk3568-spirockchip,rk3066-spiþd ¬j X W#spiclkapb_pclkl  »txrxdefault uvw  ^disabledserial@fe650000&,rockchip,rk3568-uartsnps,dw-apb-uartþe ¬u  #baudclkapb_pclkl   xyzdefaultq~^okayøbluetooth,brcm,bcm43438-bt{#lpo | | .|default }~=I€serial@fe660000&,rockchip,rk3568-uartsnps,dw-apb-uartþf ¬v #  #baudclkapb_pclkl  �defaultq~^okayserial@fe670000&,rockchip,rk3568-uartsnps,dw-apb-uartþg ¬w ' $#baudclkapb_pclkl  ‚defaultq~ ^disabledserial@fe680000&,rockchip,rk3568-uartsnps,dw-apb-uartþh ¬x + (#baudclkapb_pclkl  ƒdefaultq~ ^disabledserial@fe690000&,rockchip,rk3568-uartsnps,dw-apb-uartþi ¬y / ,#baudclkapb_pclkl „defaultq~ ^disabledserial@fe6a0000&,rockchip,rk3568-uartsnps,dw-apb-uartþj ¬z 3 0#baudclkapb_pclkl …defaultq~ ^disabledserial@fe6b0000&,rockchip,rk3568-uartsnps,dw-apb-uartþk ¬{ 7 4#baudclkapb_pclkl  †defaultq~^okayserial@fe6c0000&,rockchip,rk3568-uartsnps,dw-apb-uartþl ¬| ; 8#baudclkapb_pclkl  ‡defaultq~ ^disabledserial@fe6d0000&,rockchip,rk3568-uartsnps,dw-apb-uartþm ¬} ? <#baudclkapb_pclkl  ˆdefaultq~ ^disabledthermal-zonescpu-thermalVdlèz‰tripscpu_alert0Šp–ÐýpassiveIŠcpu_alert1Š$ø–Ðýpassivecpu_critŠs–Ð ýcriticalcooling-mapsmap0¡Š0¦ÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿ ÿÿÿÿÿÿÿÿgpu-thermalVlèz‰tripsgpu-thresholdŠp–Ðýpassivegpu-targetŠ$ø–ÐýpassiveI‹gpu-critŠs–Ð ýcriticalcooling-mapsmap0¡‹ ¦Œÿÿÿÿÿÿÿÿtsadc@fe710000,rockchip,rk3568-tsadcþq ¬s€  �f@ ®`  #tsadcapb_pclkv � ‚ ×¥µsinitdefaultsleep�ÌŽÖ�à^okayI‰saradc@fe720000.,rockchip,rk3568-saradcrockchip,rk3399-saradcþr ¬]  #saradcapb_pclkv € ×saradc-apbö ^disabled �pwm@fe6e0000(,rockchip,rk3568-pwmrockchip,rk3328-pwmþn Z Y #pwmpclk�defaultˆ ^disabledpwm@fe6e0010(,rockchip,rk3568-pwmrockchip,rk3328-pwmþn Z Y #pwmpclk‘defaultˆ ^disabledpwm@fe6e0020(,rockchip,rk3568-pwmrockchip,rk3328-pwmþn  Z Y #pwmpclk’defaultˆ ^disabledpwm@fe6e0030(,rockchip,rk3568-pwmrockchip,rk3328-pwmþn0 Z Y #pwmpclk“defaultˆ ^disabledpwm@fe6f0000(,rockchip,rk3568-pwmrockchip,rk3328-pwmþo ] \ #pwmpclk”defaultˆ ^disabledpwm@fe6f0010(,rockchip,rk3568-pwmrockchip,rk3328-pwmþo ] \ #pwmpclk•defaultˆ ^disabledpwm@fe6f0020(,rockchip,rk3568-pwmrockchip,rk3328-pwmþo  ] \ #pwmpclk–defaultˆ ^disabledpwm@fe6f0030(,rockchip,rk3568-pwmrockchip,rk3328-pwmþo0 ] \ #pwmpclk—defaultˆ ^disabledpwm@fe700000(,rockchip,rk3568-pwmrockchip,rk3328-pwmþp ` _ #pwmpclk˜defaultˆ ^disabledpwm@fe700010(,rockchip,rk3568-pwmrockchip,rk3328-pwmþp ` _ #pwmpclk™defaultˆ ^disabledpwm@fe700020(,rockchip,rk3568-pwmrockchip,rk3328-pwmþp  ` _ #pwmpclkšdefaultˆ ^disabledpwm@fe700030(,rockchip,rk3568-pwmrockchip,rk3328-pwmþp0 ` _ #pwmpclk›defaultˆ ^disabledphy@fe830000,rockchip,rk3568-naneng-combphyþƒ" }  #refapbpipe€"�õáv Ç œ &� < ^disabledI phy@fe840000,rockchip,rk3568-naneng-combphyþ„% ~  #refapbpipe€%�õáv É œ &ž < ^disabledIusb2phy@fe8a0000,rockchip,rk3568-usb2phyþŠ#phyclkñclk_usbphy0_480m ¬‡ GŸŸ^okayIhost-port < ^disabledIotg-port <^okayW Iusb2phy@fe8b0000,rockchip,rk3568-usb2phyþ‹#phyclkñclk_usbphy1_480m ¬ˆ G¡Ÿ ^disabledhost-port < ^disabledIotg-port < ^disabledIpinctrl,rockchip,rk3568-pinctrl¥ W¢ gpio@fdd60000,rockchip,gpio-bankýÖ ¬!.  d t«ÀIgpio@fe740000,rockchip,gpio-bankþt ¬" c d d t«Àgpio@fe750000,rockchip,gpio-bankþu ¬# e f d t«ÀI|gpio@fe760000,rockchip,gpio-bankþv ¬$ g h d t«Àgpio@fe770000,rockchip,gpio-bankþw ¬% i j d t«Àpcfg-pull-up €I¥pcfg-pull-down �I«pcfg-pull-none œI£pcfg-pull-none-drv-level-1 œ ©I§pcfg-pull-none-drv-level-2 œ ©I¦pcfg-pull-none-drv-level-3 œ ©Iªpcfg-pull-up-drv-level-1 € ©I©pcfg-pull-up-drv-level-2 € ©I¤pcfg-pull-none-smt œ ¸I¨acodecaudiopwmbt656bt1120camcan0can1can2cifclk32kclk32k-out0 Í£I cpuebcedpdpemmceth0eth1flashfspifspi-pins` Í££££££IRgmac0gmac1gmac1m0-miim Í££IBgmac1m0-clkinout Í£IFgmac1m0-rx-bus20 Í £ £ £IDgmac1m0-tx-bus20 Í ¦¦£ICgmac1m0-rgmii-clk Í£§IEgmac1m0-rgmii-bus@ Í££¦¦IGgpuhdmitxi2c0i2c0-xfer Í ¨ ¨Ii2c1i2c1-xfer Í ¨ ¨Igi2c2i2c2m1-xfer Í ¨ ¨Ihi2c3i2c3m0-xfer ͨ¨Iii2c4i2c4m1-xfer Í ¨ ¨Iji2c5i2c5m0-xfer Í ¨ ¨Iki2s1i2s1m1-lrckrx Í£IXi2s1m1-lrcktx Í£IWi2s1m1-sclkrx Í£IVi2s1m1-sclktx Í£IUi2s1m1-sdi0 Í£IYi2s1m1-sdi1 Í£IZi2s1m1-sdi2 Í£I[i2s1m1-sdi3 Í£I\i2s1m1-sdo0 Í£I]i2s1m1-sdo1 Í£I^i2s1m1-sdo2 Í £I_i2s1m1-sdo3 Í £I`i2s2i2s3ispjtaglcdcmcunpupcie20pcie30x1pcie30x2pdmpdmm0-clk Í£Iapdmm0-clk1 Í£Ibpdmm0-sdi0 Í £Icpdmm0-sdi1 Í £Idpdmm0-sdi2 Í £Iepdmm0-sdi3 Í£Ifpmicpmic-int-l Í¥Ipmupwm0pwm0m0-pins Í£I"pwm1pwm1m0-pins Í£I#pwm2pwm2m0-pins Í£I$pwm3pwm3-pins Í£I%pwm4pwm4-pins Í£I�pwm5pwm5-pins Í£I‘pwm6pwm6-pins Í£I’pwm7pwm7-pins Í£I“pwm8pwm8m0-pins Í £I”pwm9pwm9m0-pins Í £I•pwm10pwm10m0-pins Í £I–pwm11pwm11m0-pins Í£I—pwm12pwm12m0-pins Í£I˜pwm13pwm13m0-pins Í£I™pwm14pwm14m0-pins Í£Išpwm15pwm15m0-pins Í£I›refclksatasata0sata1sata2scrsdmmc0sdmmc0-bus4@ ͤ¤¤¤IIsdmmc0-clk ͤIJsdmmc0-cmd ͤIKsdmmc0-det Í¥ILsdmmc1sdmmc1-bus4@ ͤ¤¤¤IOsdmmc1-clk ͤIQsdmmc1-cmd ͤIPsdmmc2spdifspdifm0-tx Í£ITspi0spi0m0-pins0 Í £££Inspi0m0-cs0 Í£Ilspi0m0-cs1 Í£Imspi1spi1m0-pins0 Í £££Iqspi1m0-cs0 Í£Iospi1m0-cs1 Í£Ipspi2spi2m0-pins0 Í£££Itspi2m0-cs0 Í£Irspi2m0-cs1 Í£Isspi3spi3m0-pins0 Í ££ £Iwspi3m0-cs0 Í£Iuspi3m0-cs1 Í£Ivtsadctsadc-shutorg Í£IŽtsadc-pin Í£I�uart0uart0-xfer Í¥¥I!uart1uart1m0-xfer Í ¥ ¥Ixuart1m0-ctsn Í£Iyuart1m0-rtsn Í £Izuart2uart2m0-xfer Í¥¥I�uart3uart3m0-xfer Í¥¥I‚uart4uart4m0-xfer Í¥¥Iƒuart5uart5m0-xfer Í¥¥I„uart6uart6m0-xfer Í¥¥I…uart7uart7m2-xfer Í¥¥I†uart8uart8m0-xfer Í¥¥I‡uart9uart9m0-xfer Í¥¥Iˆvopspi0-hsspi1-hsspi2-hsspi3-hsgmac-txd-level3gmac-txc-level2btbt-enable-h Í£Ibt-host-wake-l Í«I}bt-wake-l Í£I~ledswork-led-enable-h Í£I­diy-led-enable-h Í£I¬sdio-pwrseqwifi-enable-h Í£I®sdmmc-pwrsdmmc-pwr-h Í£I°chosen Ûserial2:1500000n8external-gmac1-clock ,fixed-clockásY@ ñgmac1_clkinŸIAleds ,gpio-ledsled-diy çdiy-led íon  ûheartbeatdefault¬ ^okayled-work çwork-led íoff default­ ^okaysdio-pwrseq^okay,mmc-pwrseq-simple{ #ext_clockdefault® (|INvbus-regulator,regulator-fixedÏvbus#7ÞLK@öLK@I I¯vcc5v0-sys-regulator,regulator-fixed Ïvcc5v0_sys#7ÞLK@öLK@I¯Ivcc3v3-sys-regulator,regulator-fixed Ïvcc3v3_sys#7Þ2Z ö2Z IIsdmmc-pwr-regulator,regulator-fixed 4 vdefault° Ïsdmmc_pwr^okayÞ2Z ö2Z IMvcc12v-dcin-regulator,regulator-fixed Ïvcc12v_dcin#7Þ·ö·I±vcc-5v-regulator,regulator-fixedÏvcc_5v#7ÞLK@öLK@I±I  interrupt-parent#address-cells#size-cellscompatiblemodelgpio0gpio1gpio2gpio3gpio4i2c0i2c1i2c2i2c3i2c4i2c5serial0serial1serial2serial3serial4serial5serial6serial7serial8serial9spi0spi1spi2spi3ethernet0mmc0mmc1mmc2device_typeregclocks#cooling-cellsenable-methodoperating-points-v2cpu-supplyphandleopp-sharedopp-hzopp-microvoltclock-latency-nsopp-suspendarm,smc-idshmem#clock-cellsinterruptsinterrupt-affinityarm,no-tick-in-suspendclock-frequencyclock-output-namespinctrl-0pinctrl-namesrangesclock-namesphysphy-namesports-implementedpower-domainsstatusdr_modephy_typeresetssnps,dis_u2_susphy_quirkextconmaximum-speedinterrupt-controller#interrupt-cellsmbi-aliasmbi-rangesmsi-controllerpmuio1-supplypmuio2-supplyvccio1-supplyvccio2-supplyvccio3-supplyvccio4-supplyvccio5-supplyvccio6-supplyvccio7-supply#reset-cellsassigned-clocksassigned-clock-ratesrockchip,grffcs,suspend-voltage-selectorregulator-nameregulator-min-microvoltregulator-max-microvoltregulator-ramp-delayregulator-always-onregulator-boot-onvin-supplyregulator-off-in-suspendrockchip,system-power-controllerwakeup-sourcevcc1-supplyvcc2-supplyvcc3-supplyvcc4-supplyvcc5-supplyvcc6-supplyvcc7-supplyvcc8-supplyvcc9-supplyregulator-init-microvoltregulator-initial-moderegulator-on-in-suspendregulator-suspend-microvoltdmasreg-io-widthreg-shift#pwm-cells#power-domain-cellspm_qosinterrupt-namesfifo-depthmax-frequencyreset-namessnps,axi-configsnps,mixed-burstsnps,mtl-rx-configsnps,mtl-tx-configsnps,tsoassigned-clock-parentsclock_in_outphy-supplyphy-modesnps,reset-gpiosnps,reset-active-lowsnps,reset-delays-ustx_delayrx_delayphy-handlesnps,blensnps,rd_osr_lmtsnps,wr_osr_lmtsnps,rx-queues-to-usesnps,tx-queues-to-usebroken-cdbus-widthcap-sd-highspeeddisable-wpvqmmc-supplyvmmc-supplycap-sdio-irqkeep-power-in-suspendmmc-pwrseqnon-removablesd-uhs-sdr104mmc-hs200-1_8vdma-names#sound-dai-cellsarm,pl330-periph-burst#dma-cellsuart-has-rtsctsdevice-wakeup-gpioshost-wakeup-gpiosshutdown-gpiosvbat-supplyvddio-supplypolling-delay-passivepolling-delaythermal-sensorstemperaturehysteresistripcooling-devicerockchip,hw-tshut-temppinctrl-1pinctrl-2#thermal-sensor-cells#io-channel-cellsvref-supplyrockchip,pipe-grfrockchip,pipe-phy-grf#phy-cellsrockchip,usbgrfrockchip,pmugpio-controller#gpio-cellsbias-pull-upbias-pull-downbias-disabledrive-strengthinput-schmitt-enablerockchip,pinsstdout-pathlabeldefault-statelinux,default-triggerretain-state-suspendedreset-gpiosenable-active-high