Ð þí]½8X0(�Wø!,rikomagic,mk808rockchip,rk3066a7Rikomagic MK808aliases=/ethernet@10204000G/i2c@2002d000L/i2c@2002f000Q/i2c@20056000V/i2c@2005a000[/i2c@2005e000`/serial@10124000h/serial@10126000p/serial@20064000x/serial@20068000€/spi@20070000…/spi@20074000Š/mmc@10214000�/mmc@10218000oscillator ,fixed-clock”n6¤±xin24mÄ=gpu@10090000",rockchip,rk3066-maliarm,mali-400Ì ÐÅÅ ×buscoreãÅóõáx disabledx5!gpgpmmupp0ppmmu0pp1ppmmu1pp2ppmmu2pp3ppmmu31video-codec@10104000,rockchip,rk3066-vpuÌ@   !vepuvdpu ÐÎØÍ×(×aclk_vdpuhclk_vdpuaclk_vepuhclk_vepu1cache-controller@10138000,arm,pl310-cacheÌ€?MÄ0scu@1013c000,arm,cortex-a9-scuÌÀglobal-timer@1013c200,arm,cortex-a9-global-timerÌ   Ðlocal-timer@1013c600,arm,cortex-a9-twd-timerÌÆ   Ðinterrupt-controller@1013d000,arm,cortex-a9-gicYnÌÐÁÄserial@10124000&,rockchip,rk3066-uartsnps,dw-apb-uartÌ@ "‰×baudclkapb_pclkÐ@L disabled–›txrx¥default³serial@10126000&,rockchip,rk3066-uartsnps,dw-apb-uartÌ` #‰×baudclkapb_pclkÐAM disabled–›txrx¥default³qos@1012d000,rockchip,rk3066-qossysconÌÐ Äqos@1012e000,rockchip,rk3066-qossysconÌà Äqos@1012f000,rockchip,rk3066-qossysconÌð Äqos@1012f080,rockchip,rk3066-qossysconÌð€ Äqos@1012f100,rockchip,rk3066-qossysconÌñ Äqos@1012f180,rockchip,rk3066-qossysconÌñ€ Äqos@1012f200,rockchip,rk3066-qossysconÌò Äqos@1012f280,rockchip,rk3066-qossysconÌò€ Äusb@10180000,rockchip,rk3066-usbsnps,dwc2Ì ÐÃ×otg½otgÅ׿€€@@ õ úusb2-phyokayusb@101c0000 ,snps,dwc2Ì ÐÉ×otg½hostõ úusb2-phyokayethernet@10204000,rockchip,rk3066-emacÌ @<  ÐÄD ×hclkmacrefdrmii disabledmmc@10214000,rockchip,rk2928-dw-mshcÌ!@ ÐÀH×biuciu– ›rx-tx$Q/resetokay”úð€;úð€¥default³ ISevmmc@10218000,rockchip,rk2928-dw-mshcÌ!€ ÐÁI×biuciu– ›rx-tx$R/resetokay¥default ³I‚vmmc@1021c000,rockchip,rk2928-dw-mshcÌ!À ÐÂJ×biuciu– ›rx-tx$S/reset disablednand-controller@10500000,rockchip,rk2928-nfcÌP@ ÐÓ×ahb disabledpmu@20004000&,rockchip,rk3066-pmusysconsimple-mfdÌ @reboot-mode,syscon-reboot-mode�@—RBãRBñRBà ÁRBÃpower-controller!,rockchip,rk3066-power-controllerÍÄpower-domain@7̈ÐÃľ¿ÍÎPÇÖOÊÐÙÈÑÉÒáÍpower-domain@6Ì ÐÎÍØ×áÍpower-domain@8ÌÐÅáÍgrf@20008000&,rockchip,rk3066-grfsysconsimple-mfdÌ €Ä usbphy,rockchip,rk3066a-usb-phyokayusb-phy@17cÌ|ÐQ×phyclk¤èÄusb-phy@188̈ÐR×phyclk¤èÄdma-controller@20018000,arm,pl330arm,primecellÌ €@óþÐÀ ×apb_pclkÄdma-controller@2001c000,arm,pl330arm,primecellÌ À@óþÐÀ ×apb_pclk disabledi2c@2002d000,rockchip,rk3066-i2cÌ Ð ( ×i2cÐP disabled¥default³i2c@2002f000,rockchip,rk3066-i2cÌ ð ) ÐQ×i2c disabled¥default³pwm@20030000,rockchip,rk2928-pwmÌ 0ÐF disabled¥default³pwm@20030010,rockchip,rk2928-pwmÌ 0ÐF disabled¥default³watchdog@2004c000 ,rockchip,rk3066-wdtsnps,dw-wdtÌ ÀÐK 3okaypwm@20050020,rockchip,rk2928-pwmÌ  0ÐG disabled¥default³ pwm@20050030,rockchip,rk2928-pwmÌ 00ÐG disabled¥default³!i2c@20056000,rockchip,rk3066-i2cÌ ` * ÐR×i2c disabled¥default³"i2c@2005a000,rockchip,rk3066-i2cÌ   + ÐS×i2c disabled¥default³#i2c@2005e000,rockchip,rk3066-i2cÌ à 4 ÐT×i2c disabled¥default³$serial@20064000&,rockchip,rk3066-uartsnps,dw-apb-uartÌ @ $‰×baudclkapb_pclkÐBNokay–  ›txrx¥default³%serial@20068000&,rockchip,rk3066-uartsnps,dw-apb-uartÌ € %‰×baudclkapb_pclkÐCO disabled–  ›txrx¥default³&saradc@2006c000,rockchip,saradcÌ À ;ÐGJ×saradcapb_pclkW /saradc-apbokayM'Ä@spi@20070000,rockchip,rk3066-spiÐEH×spiclkapb_pclk &Ì – ›txrx disabled¥default³()*+spi@20074000,rockchip,rk3066-spiÐFI×spiclkapb_pclk 'Ì @– ›txrx disabled¥default³,-./dma-controller@20078000,arm,pl330arm,primecellÌ €@óþÐÁ ×apb_pclkÄ cpusYrockchip,rk3066-smpcpu@0gcpu,arm,cortex-a9s0Ì8„›@Ö O€íØa€*ˆ s€*ˆ 'ÀÈà°ÀÈàÂÀg8•œ@Ðcpu@1gcpu,arm,cortex-a9s0Ìdisplay-subsystem,rockchip,display-subsystem£12sram@10080000 ,mmio-sramÌ ©smp-sram@0,rockchip,rk3066-smp-sramÌPvop@1010c000,rockchip,rk3066-vopÌÀœ  ÐþÍ×aclk_vopdclk_vophclk_vop1def /axiahbdclkokayportÄ1endpoint@0̰3Ä7vop@1010e000,rockchip,rk3066-vopÌàœ ÐÄ¿Î×aclk_vopdclk_vophclk_vop1ghi /axiahbdclk disabledportÄ2endpoint@0̰4Ä8hdmi@10116000,rockchip,rk3066-hdmiÌ`  @ÐÙ×hclk¥default³561 okayportsport@0Ìendpoint@0̰7Ä3endpoint@1̰8 disabledÄ4port@1Ìendpoint°9ÄBi2s@10118000,rockchip,rk3066-i2sÌ€  ¥default³:ÐKÆ×i2s_clki2s_hclk–›txrxÀÛõ disabledi2s@1011a000,rockchip,rk3066-i2sÌ    ¥default³;ÐLÇ×i2s_clki2s_hclk–›txrxÀÛõ disabledi2s@1011c000,rockchip,rk3066-i2sÌÀ  ¥default³<ÐMÈ×i2s_clki2s_hclk–  ›txrxÀÛõ disabledclock-controller@20000000,rockchip,rk3066a-cruÌ Ð=×xin24m ¤@ãËÔ^ÌÕ_ óׄ#g¸€á£ðÑ€xhÀá£ðÑ€xhÀÄtimer@2000e000,snps,dw-apb-timerÌ à .ÐVD ×timerpclkefuse@20010000,rockchip,rk3066a-efuseÌ @Ð[ ×pclk_efusecpu_leakage@17Ìtimer@20038000,snps,dw-apb-timerÌ € ,ÐTB ×timerpclktimer@2003a000,snps,dw-apb-timerÌ   -ÐUC ×timerpclktsadc@20060000,rockchip,rk3066-tsadcÌ Ð]]×saradcapb_pclk ;\ /saradc-apb disabledpinctrl,rockchip,rk3066a-pinctrl ©gpio@20034000,rockchip,gpio-bankÌ @ 6ÐU#YnÄAgpio@2003c000,rockchip,gpio-bankÌ À 7ÐV#Yngpio@2003e000,rockchip,gpio-bankÌ à 8ÐW#Yngpio@20080000,rockchip,gpio-bankÌ  9ÐX#YnÄFgpio@20084000,rockchip,gpio-bankÌ @ :ÐY#Yngpio@2000a000,rockchip,gpio-bankÌ   <ÐZ#Ynpcfg-pull-default/Ä?pcfg-pull-noneEÄ>emacemac-xfer€R>>>>>>>>emac-mdio R>>emmcemmc-clkR?emmc-cmdR ?emmc-rstR ?hdmihdmi-hpdR?Ä6hdmii2c-xfer R>>Ä5i2c0i2c0-xfer R>>Äi2c1i2c1-xfer R>>Äi2c2i2c2-xfer R>>Ä"i2c3i2c3-xfer R>>Ä#i2c4i2c4-xfer R>>Ä$pwm0pwm0-outR>Äpwm1pwm1-outR>Äpwm2pwm2-outR>Ä pwm3pwm3-outR>Ä!spi0spi0-clkR?Ä(spi0-cs0R?Ä+spi0-txR?Ä)spi0-rxR?Ä*spi0-cs1R?spi1spi1-clkR?Ä,spi1-cs0R?Ä/spi1-rxR?Ä.spi1-txR?Ä-spi1-cs1R?uart0uart0-xfer R??Äuart0-ctsR?uart0-rtsR?uart1uart1-xfer R??Äuart1-ctsR?uart1-rtsR?uart2uart2-xfer R? ?Ä%uart3uart3-xfer R??Ä&uart3-ctsR?uart3-rtsR?sd0sd0-clkR?Ä sd0-cmdR ?Ä sd0-cdR?Ä sd0-wpR?sd0-bus-width1R ?sd0-bus-width4@R ? ? ? ?Äsd1sd1-clkR?Äsd1-cmdR?Äsd1-cdR?sd1-wpR?sd1-bus-width1R?sd1-bus-width4@R????Äi2s0i2s0-bus�R?? ? ? ? ? ???Ä:i2s1i2s1-bus`R??????Ä;i2s2i2s2-bus`R??????Ä<usb-hosthost-drvR?ÄCusb-otgotg-drvR?ÄEsdmmcsdmmc-pwrR?ÄGsdiowifi-pwrR>ÄHchosen`serial2:115200n8memory@60000000Ì`@gmemoryadc-keys ,adc-keysl@xbuttons‰&% £drecovery ±recovery·hÂgpio-leds ,gpio-ledsled-0±mk808:blue:power ÜAâoff ðdefault-onhdmi_con,hdmi-connectorncportendpoint°BÄ9vcc-2v5,regulator-fixedvcc_2v5&% -&% Ä'vcc-io,regulator-fixedvcc_io2Z -2Z ÄDusb-host-regulator,regulator-fixedE XA³C¥default] host-pwrLK@-LK@q† ‚Dusb-otg-regulator,regulator-fixedE XA³E¥default]vcc_otgLK@-LK@q† ‚Dsdmmc-regulator,regulator-fixed XF³G¥defaultvcc_sd2Z -2Z q† ‚DÄsdio-regulator,regulator-fixedE XF³H¥default vcc_wifi2Z -2Z q† ‚DÄ #address-cells#size-cellsinterrupt-parentcompatiblemodelethernet0i2c0i2c1i2c2i2c3i2c4serial0serial1serial2serial3spi0spi1mmc0mmc1clock-frequency#clock-cellsclock-output-namesphandleregclocksclock-namesassigned-clocksassigned-clock-ratesresetsstatusinterruptsinterrupt-namespower-domainscache-unifiedcache-levelinterrupt-controller#interrupt-cellsreg-shiftreg-io-widthdmasdma-namespinctrl-namespinctrl-0dr_modeg-np-tx-fifo-sizeg-rx-fifo-sizeg-tx-fifo-sizephysphy-namesrockchip,grfmax-speedphy-modefifo-depthreset-namesmax-frequencybus-widthcap-mmc-highspeedcap-sd-highspeedvmmc-supplynon-removableoffsetmode-normalmode-recoverymode-bootloadermode-loader#power-domain-cellspm_qos#phy-cells#dma-cellsarm,pl330-broken-no-flushparm,pl330-periph-burst#pwm-cells#io-channel-cellsvref-supplyenable-methoddevice_typenext-level-cacheoperating-pointsclock-latencyportsrangesremote-endpointrockchip,playback-channelsrockchip,capture-channels#sound-dai-cells#reset-cellsgpio-controller#gpio-cellsbias-pull-pin-defaultbias-disablerockchip,pinsstdout-pathio-channelsio-channel-nameskeyup-threshold-microvoltpoll-intervallabellinux,codepress-threshold-microvoltgpiosdefault-statelinux,default-triggerregulator-nameregulator-min-microvoltregulator-max-microvoltenable-active-highgpioregulator-always-onstartup-delay-usvin-supply