Ð þíW8S0(âRø ,t3-cqa3t-bv3:2qihua,t3-cqa3t-bv3allwinner,sun8i-t3allwinner,sun8i-r40clocks=osc24MD 2fixed-clockQn6aÃPposc24Mƒosc32kD 2fixed-clockQ€aN  pext-osc32kƒcpuscpu@02arm,cortex-a7‹cpu—ƒ4cpu@12arm,cortex-a7‹cpu—ƒ5cpu@22arm,cortex-a7‹cpu—ƒ6cpu@32arm,cortex-a7‹cpu—ƒ7display-engine#2allwinner,sun8i-r40-display-engine›¯okaythermal-zonescpu0-thermal¶ÌÚgpu-thermal¶ÌÚsoc 2simple-bus=clock@100000072allwinner,sun8i-r40-de2-clkallwinner,sun8i-h3-de2-clk—ê<Œñbusmodý$Dƒmixer@1100000 2allwinner,sun8i-r40-de2-mixer-0—êñbusmodýƒportsport@1—endpointƒ!mixer@1200000 2allwinner,sun8i-r40-de2-mixer-1— êñbusmodýƒportsport@1—endpointƒ$deinterlace@1400000?2allwinner,sun8i-r40-deinterlaceallwinner,sun8i-h3-deinterlace—@ê7’‡ ñbusmodramý !], :dma-memsystem-control@1c00000F2allwinner,sun8i-r40-system-controlallwinner,sun4i-a10-system-control—À0=sram@1d00000 2mmio-sram—Ð  =Ð sram-section@082allwinner,sun8i-r40-sram-c1allwinner,sun4i-a10-sram-c1—ƒ interrupt-controller@1c000302allwinner,sun7i-a20-sc-nmiMb—À0  !ƒdma-controller@1c0200012allwinner,sun8i-r40-dmaallwinner,sun50i-a64-dma—À  !ês€ý�ƒspi@1c05000/2allwinner,sun8i-r40-spiallwinner,sun8i-h3-spi—ÀP ! ê)qñahbmodý ¯disabledspi@1c06000/2allwinner,sun8i-r40-spiallwinner,sun8i-h3-spi—À` ! ê*rñahbmodý ¯disabledcsi@1c0900022allwinner,sun8i-r40-csi0allwinner,sun7i-a20-csi0—À� !*ê8”† ñbusispramý , :dma-mem ¯disabledvideo-codec@1c0e000!2allwinner,sun8i-r40-video-engine—Ààê5–… ñahbmodramý !5˜ mmc@1c0f00012allwinner,sun8i-r40-mmcallwinner,sun50i-a64-mmc—Àðê kñahbmmcý§ahb³ ½default ! ¯okayË ×á mmc@1c1000012allwinner,sun8i-r40-mmcallwinner,sun50i-a64-mmc—Áê!lñahbmmcý §ahb !! ¯disabledmmc@1c1100032allwinner,sun8i-r40-emmcallwinner,sun50i-a64-emmc—Áê"mñahbmmcý §ahb³½default !"¯okayË ê ×÷mmc@1c1200012allwinner,sun8i-r40-mmcallwinner,sun50i-a64-mmc—Á ê#nñahbmmcý §ahb³½default !# ¯disabledphy@1c134002allwinner,sun8i-r40-usb-phy —Á4ÁHÁ˜ÁÈphy_ctrlpmu0pmu1pmu2ê|}~ñusb0_phyusb1_phyusb2_phyý!§usb0_resetusb1_resetusb2_reset¯okay+ƒcrypto@1c150002allwinner,sun8i-r40-crypto—ÁP !^êpñbusmodýspi@1c17000/2allwinner,sun8i-r40-spiallwinner,sun8i-h3-spi—Áp ! ê+sñahbmodý ¯disabledsata@1c180002allwinner,sun8i-r40-ahci—Á€ !8ê-{ý§ahci¯okay<Husb@1c19000&2allwinner,sun8i-r40-ehcigeneric-ehci—Á� !Lê0ýSXusb¯okayusb@1c19400&2allwinner,sun8i-r40-ohcigeneric-ohci—Á” !@ê3€ýSXusb¯okayusb@1c1c000&2allwinner,sun8i-r40-ehcigeneric-ehci—ÁÀ !Nê1ýSXusb¯okayusb@1c1c400&2allwinner,sun8i-r40-ohcigeneric-ohci—ÁÄ !Aê4�ýSXusb¯okayspi@1c1f000/2allwinner,sun8i-r40-spiallwinner,sun8i-h3-spi—Áð !2ê,tñahbmodý ¯disabledclock@1c200002allwinner,sun8i-r40-ccu— ê ñhoscloscDƒrtc@1c204002allwinner,sun8i-r40-rtc— !posc32kosc32k-outêDƒpinctrl@1c208002allwinner,sun8i-r40-pinctrl— !êOñapbhoscloscbMbrƒ can-ph-pins ~PH20PH21ƒcancan-pa-pins ~PA16PA17ƒcanclk-out-a-pin~PI12 ƒclk_out_agmac-rgmii-pinsB~PA0PA1PA2PA3PA4PA5PA6PA7PA8PA10PA11PA12PA13PA15PA16ƒgmacŒ(i2c0-pins~PB0PB1ƒi2c0ƒi2c1-pins ~PB18PB19ƒi2c1ƒi2c2-pins ~PB20PB21ƒi2c2ƒi2c3-pins~PI0PI1ƒi2c3ƒi2c4-pins~PI2PI3ƒi2c4ƒ ir0-pins~PB4ƒir0ƒir1-pins~PB23ƒir1ƒmmc0-pins~PF0PF1PF2PF3PF4PF5ƒmmc0Œ›ƒ mmc1-pg-pins~PG0PG1PG2PG3PG4PG5ƒmmc1Œ›mmc2-pins7~PC5PC6PC7PC8PC9PC10PC11PC12PC13PC14PC15PC24ƒmmc2Œ›ƒmmc3-pins~PI4PI5PI6PI7PI8PI9ƒmmc3Œ›ƒuart0-pb-pins ~PB22PB23ƒuart0ƒtimer@1c20c002allwinner,sun4i-a10-timer— �H!CDêwatchdog@1c20c902allwinner,sun4i-a10-wdt— � !êir@1c21800.2allwinner,sun8i-r40-irallwinner,sun6i-a31-ir—³½defaultêP‚ñapbir !ý9 ¯disabledir@1c21c00.2allwinner,sun8i-r40-irallwinner,sun6i-a31-ir—³½defaultêQƒñapbir !ý: ¯disabledi2s@1c22000¨/2allwinner,sun8i-r40-i2sallwinner,sun8i-h3-i2s—  !êTuñapbmodý=¹¾rxtxi2s@1c22400¨/2allwinner,sun8i-r40-i2sallwinner,sun8i-h3-i2s—Â$ !WêUvñapbmodý>¹¾rxtxi2s@1c22800¨/2allwinner,sun8i-r40-i2sallwinner,sun8i-h3-i2s—Â( !ZêVwñapbmodý?¹¾rxtxthermal-sensor@1c24c002allwinner,sun8i-r40-ths—ÂLêRiñbusmod !$ý;ȃserial@1c280002snps,dw-apb-uart—€ !Þèê`ýI¯okay½default³serial@1c284002snps,dw-apb-uart—„ !ÞèêaýJ ¯disabledserial@1c288002snps,dw-apb-uart—ˆ !ÞèêbýK ¯disabledserial@1c28c002snps,dw-apb-uart—ÂŒ !ÞèêcýL ¯disabledserial@1c290002snps,dw-apb-uart—Â� !ÞèêdýM ¯disabledserial@1c294002snps,dw-apb-uart—” !ÞèêeýN ¯disabledserial@1c298002snps,dw-apb-uart—˜ !ÞèêfýO ¯disabledserial@1c29c002snps,dw-apb-uart—œ !ÞèêgýP ¯disabledi2c@1c2ac002allwinner,sun6i-a31-i2c—¬ !êWý@³½default¯okaypmic@342x-powers,axp221—4!Mbac-power 2x-powers,axp221-ac-power-supply ¯disabledadc2x-powers,axp221-adcõbattery-power%2x-powers,axp221-battery-power-supply ¯disabledregulators ¸dcdc1vcc-3v0)=-ÆÀU-ÆÀƒ dcdc2vdd-cpu)=B@UÖ dcdc3vdd-sys)=B@UÖ dcdc4dcdc4dcdc5 vcc-dram)=ã`Uã`dc1swdc1swdc5ldodc5ldoaldo1aldo1aldo2vcc-pa)=&% U&% aldo3avcc)=)2àU2Z dldo1vcc-pg)=2Z U2Z dldo2dldo2dldo3 vcc-dldo3)=2Z U2Z dldo4dldo4ƒeldo1eldo1eldo2eldo2eldo3vcc-pe)=*¹€U*¹€ƒldo_io0ldo_io0 ¯disabledldo_io1ldo_io1 ¯disabledrtc_ldo)=-ÆÀU-ÆÀrtc_ldodrivevbus drivevbus ¯disabledusb-power!2x-powers,axp221-usb-power-supply ¯disabledi2c@1c2b0002allwinner,sun6i-a31-i2c—° !êXýA³½default ¯disabledi2c@1c2b4002allwinner,sun6i-a31-i2c—´ ! êYýB³½default ¯disabledi2c@1c2b8002allwinner,sun6i-a31-i2c—¸ !XêZýC³½default ¯disabledcan@1c2bc002allwinner,sun8i-r40-can—¼ !ê[ýD ¯disabledi2c@1c2c0002allwinner,sun6i-a31-i2c—ÂÀ !Yê_ýH³ ½default ¯disabledgpu@1c40000&2allwinner,sun8i-r40-maliarm,mali-400—ÄT!EFGHJKI#mgpgpmmupp0ppmmu0pp1ppmmu1pmuêA£ ñbuscoreý)ethernet@1c500002allwinner,sun8i-r40-gmac}—Å !Ummacirqý( §stmmacethê@ ñstmmaceth ¯disabledmdio2snps,dwmac-mdiodram-controller@1c620002allwinner,sun8i-r40-mbus—Æ ê› „@€�ƒ tcon-top@1c700002allwinner,sun8i-r40-tcon-top—Ç0êK��‘žœ$ñbustcon-tv0tve0tcon-tv1tve1dsi'ptcon-top-tv0tcon-top-tv1tcon-top-dsiý3Dƒ*portsport@0—endpoint!ƒport@1—endpoint@0—endpoint@1—endpoint@2—"ƒ+endpoint@3—#ƒ.port@2—endpoint@1—$ƒport@3—endpoint@0—endpoint@1—endpoint@2—%ƒ,endpoint@3—&ƒ/port@4—endpoint@0—'ƒ-endpoint@1—(ƒ0port@5—endpoint)ƒ2lcd-controller@1c730002allwinner,sun8i-r40-tcon-tv—Ç0 !3êI* ñahbtcon-ch1ý1§lcd¯okayportsport@0—endpoint@0—+ƒ"endpoint@1—,ƒ%port@1—endpoint@1—-ƒ'lcd-controller@1c740002allwinner,sun8i-r40-tcon-tv—Ç@ !4êJ* ñahbtcon-ch1ý2§lcd ¯disabledportsport@0—endpoint@0—.ƒ#endpoint@1—/ƒ&port@1—endpoint@1—0ƒ(interrupt-controller@1c81000 2arm,gic-400 —ÈÈ È@ È` Mb ! ƒhdmi@1ee000092allwinner,sun8i-r40-dw-hdmiallwinner,sun8i-a83t-dw-hdmi—îè !: ê;š™ñiahbisfrtmdscecý#§ctrlS1Xphy¯okayportsport@0—endpoint2ƒ)port@1—endpoint3ƒ8hdmi-phy@1ef00002allwinner,sun8i-r40-hdmi-phy—ï ê:šñbusmodpll-0pll-1ý"§phyƒ1pmu2arm,cortex-a7-pmu0!xyz{£4567timer2arm,armv7-timer0!   aliases¶/soc/serial@1c28000chosen¾serial0:115200n8connector2hdmi-connector’aportendpoint8ƒ3vcc5v02regulator-fixedvcc5v0=LK@ULK@Ê Ïƒ #address-cells#size-cellsinterrupt-parentmodelcompatibleranges#clock-cellsclock-frequencyclock-accuracyclock-output-namesphandledevice_typeregallwinner,pipelinesstatuspolling-delay-passivepolling-delaythermal-sensorsclocksclock-namesresets#reset-cellsremote-endpointinterruptsinterconnectsinterconnect-namesinterrupt-controller#interrupt-cellsdma-channelsdma-requests#dma-cellsallwinner,sramreset-namespinctrl-0pinctrl-namesvmmc-supplybus-widthcd-gpiosvqmmc-supplynon-removablereg-names#phy-cellsusb1_vbus-supplyusb2_vbus-supplyahci-supplyphy-supplyphysphy-namesgpio-controller#gpio-cellspinsfunctiondrive-strengthbias-pull-up#sound-dai-cellsdmasdma-names#thermal-sensor-cellsreg-shiftreg-io-width#io-channel-cellsx-powers,dcdc-freqregulator-nameregulator-always-onregulator-min-microvoltregulator-max-microvoltinterrupt-namessyscondma-ranges#interconnect-cellsinterrupt-affinityserial0stdout-pathgpioenable-active-high