Ð þíe<8`|(À`D ,Einfochips i.MX8QXP AI_ML%2einfochips,imx8qxp-ai_mlfsl,imx8qxpaliases =/bus@5b000000/ethernet@5b040000 G/bus@5b000000/ethernet@5b050000Q/bus@5d000000/gpio@5d080000W/bus@5d000000/gpio@5d090000]/bus@5d000000/gpio@5d0a0000c/bus@5d000000/gpio@5d0b0000i/bus@5d000000/gpio@5d0c0000o/bus@5d000000/gpio@5d0d0000u/bus@5d000000/gpio@5d0e0000{/bus@5d000000/gpio@5d0f0000�/bus@5a000000/i2c@5a800000†/bus@5a000000/i2c@5a810000‹/bus@5a000000/i2c@5a820000�/bus@5a000000/i2c@5a830000•/bus@5b000000/mmc@5b010000š/bus@5b000000/mmc@5b020000Ÿ/bus@5b000000/mmc@5b030000¤/bus@5d000000/mailbox@5d1b0000¨/bus@5d000000/mailbox@5d1c0000¬/bus@5d000000/mailbox@5d1d0000°/bus@5d000000/mailbox@5d1e0000´/bus@5d000000/mailbox@5d1f0000¸/bus@5a000000/serial@5a060000À/bus@5a000000/serial@5a070000È/bus@5a000000/serial@5a080000Ð/bus@5a000000/serial@5a090000 Ø/vpu@2c000000/vpu-core@2d080000 â/vpu@2c000000/vpu-core@2d090000cpus cpu@0ìcpu2arm,cortex-a35øüpsci €@)6€C@U€b sûzŽ�cpu@1ìcpu2arm,cortex-a35øüpsci €@)6€C@U€b sûzŽ� cpu@2ìcpu2arm,cortex-a35øüpsci €@)6€C@U€b sûzŽ� cpu@3ìcpu2arm,cortex-a35øüpsci €@)6€C@U€b sûzŽ� l2-cache02cache¥ @+�opp-table2operating-points-v2±�opp-900000000¼5¤éÃB@ÑIðopp-1200000000¼G†ŒÃÈàÑIðâinterrupt-controller@51a00000 2arm,gic-v3 øQ Q° îÿ  �reserved-memory decoder-boot@84000000ø„&encoder-boot@86000000ø† &decoder-rpc@92000000ø’&dsp@92400000ø’@&�encoder-rpc@94400000ø”@p&pmu2arm,cortex-a35-pmu psci 2arm,psci-1.0smcsystem-controller 2fsl,imx-scu -tx0rx0gip3$8power-controller2fsl,imx8qxp-scu-pdfsl,scu-pd?� clock-controller2fsl,imx8qxp-clkfsl,scu-clkS�pinctrl2fsl,imx8qxp-iomuxcfec1grp¨`5 4 & % ' ( ) * , - . / 0 1 �,ledsgrpH`=!>!!!!!�2lpuart0grp0`o p j i �lpuart1grp`N M �lpuart2grp`r q �lpuart3grp`m n �usdhc1grpH` A ! ! ! !!�%usdhc2grp``A! !!!"!#!!!�(wifiregongrp `¬!�4ocotp2fsl,imx8qxp-scu-ocotp keys"2fsl,imx8qxp-sc-keyfsl,imx-sc-keyit xdisabledrtc2fsl,imx8qxp-sc-rtcwatchdog"2fsl,imx8qxp-sc-wdtfsl,imx-sc-wdt<thermal-sensor*2fsl,imx8qxp-sc-thermalfsl,imx-sc-thermal‹�timer2arm,armv8-timer0   clock-xtal32k 2fixed-clockS¡€ ±xtal_32KHzclock-xtal24m 2fixed-clockS¡n6 ±xtal_24MHzthermal-zonescpu0-thermalÄúÚÐèctripstrip0ø¡øÐópassive�trip1øðÐ ócriticalcooling-mapsmap00ÿÿÿÿÿÿÿÿ ÿÿÿÿÿÿÿÿ ÿÿÿÿÿÿÿÿ ÿÿÿÿÿÿÿÿbus@58000000 2simple-bus XXclock-img-ipg 2fixed-clockS¡ ë ±img_ipg_clk�jpegdec@58400000øX@05678s #peripg/ ? ë ëÂ(T  � ‚ ƒ „2nxp,imx8qxp-jpgdecjpegenc@58450000øXE01234s#peripg/? ë ëÂ(T  … † ‡ ˆ2nxp,imx8qxp-jpgencclock-controller@585d00002fsl,imx8qxp-lpcgøX]Ssb0±img_jpeg_dec_lpcg_clkimg_jpeg_dec_lpcg_ipg_clkT � clock-controller@585f00002fsl,imx8qxp-lpcgøX_Ssb0±img_jpeg_enc_lpcg_clkimg_jpeg_enc_lpcg_ipg_clkT �vpu@2c000000 ,,ø,T  xdisabledmailbox@2d0000002fsl,imx6sx-muø- ÕpT  xdisabled�mailbox@2d0200002fsl,imx6sx-muø- ÖpT  xdisabled�vpu-core@2d080000ø-2nxp,imx8q-vpu-decoderT  -tx0tx1rx$8 xdisabledvpu-core@2d090000ø-2nxp,imx8q-vpu-encoderT  -tx0tx1rx$8 xdisabledbus@59000000 2simple-bus YYclock-audio-ipg 2fixed-clockS¡'±audio_ipg_clk�clock-controller@595800002fsl,imx8qxp-lpcgøYXS s b4±dsp_lpcg_adb_clkdsp_lpcg_ipg_clkdsp_lpcg_core_clkT �clock-controller@595900002fsl,imx8qxp-lpcgøYYSsb±dsp_ram_lpcg_ipg_clkT �dsp@596e80002fsl,imx8qxp-dspøYn€€s#ipgocramcore T â ë  -txdb0txdb1rxdb0rxdb108| xdisabledbus@5a000000 2simple-bus ZZclock-dma-ipg 2fixed-clockS¡' ±dma_ipg_clk�serial@5a060000øZ ás #ipgbaud /9?Ä´T 9xokay2fsl,imx8qxp-lpuartŠdefault˜¢serial@5a070000øZ âs #ipgbaud /:?Ä´T :xokay2fsl,imx8qxp-lpuartŠdefault˜serial@5a080000øZ ãs #ipgbaud /;?Ä´T ;xokay2fsl,imx8qxp-lpuartŠdefault˜serial@5a090000øZ  äs #ipgbaud /<?Ä´T <xokay2fsl,imx8qxp-lpuartŠdefault˜clock-controller@5a4600002fsl,imx8qxp-lpcgøZFSs9b'±uart0_lpcg_baud_clkuart0_lpcg_ipg_clkT 9�clock-controller@5a4700002fsl,imx8qxp-lpcgøZGSs:b'±uart1_lpcg_baud_clkuart1_lpcg_ipg_clkT :�clock-controller@5a4800002fsl,imx8qxp-lpcgøZHSs;b'±uart2_lpcg_baud_clkuart2_lpcg_ipg_clkT ;�clock-controller@5a4900002fsl,imx8qxp-lpcgøZISs<b'±uart3_lpcg_baud_clkuart3_lpcg_ipg_clkT <�i2c@5a800000øZ€@ Üs #peripg /`?n6T ` xdisabled$2fsl,imx8qxp-lpi2cfsl,imx7ulp-lpi2ci2c@5a810000øZ�@ Ýs!!#peripg /a?n6T a xdisabled$2fsl,imx8qxp-lpi2cfsl,imx7ulp-lpi2ci2c@5a820000øZ‚@ Þs""#peripg /b?n6T b xdisabled$2fsl,imx8qxp-lpi2cfsl,imx7ulp-lpi2ci2c@5a830000øZƒ@ ßs###peripg /c?n6T c xdisabled$2fsl,imx8qxp-lpi2cfsl,imx7ulp-lpi2cclock-controller@5ac000002fsl,imx8qxp-lpcgøZÀSs`b ±i2c0_lpcg_clki2c0_lpcg_ipg_clkT `� clock-controller@5ac100002fsl,imx8qxp-lpcgøZÁSsab ±i2c1_lpcg_clki2c1_lpcg_ipg_clkT a�!clock-controller@5ac200002fsl,imx8qxp-lpcgøZÂSsbb ±i2c2_lpcg_clki2c2_lpcg_ipg_clkT b�"clock-controller@5ac300002fsl,imx8qxp-lpcgøZÃSscb ±i2c3_lpcg_clki2c3_lpcg_ipg_clkT c�#bus@5b000000 2simple-bus [[clock-conn-axi 2fixed-clockS¡ÞCU ±conn_axi_clk�0clock-conn-ahb 2fixed-clockS¡ ï!ª ±conn_ahb_clkclock-conn-ipg 2fixed-clockS¡÷�Õ ±conn_ipg_clk�/mmc@5b010000 èø[s$$$ #ipgahbperT øxokay"2fsl,imx8qxp-usdhcfsl,imx7d-usdhc  /ø? ëŠdefault˜%²¼ÂÐ&wifi@1ø2brcm,bcm4329-fmacmmc@5b020000 éø[s''' #ipgahbperT ùÛðxokay"2fsl,imx8qxp-usdhcfsl,imx7d-usdhc /ù? ëŠdefault˜(² )mmc@5b030000 êø[s*** #ipgahbperT ú xdisabled"2fsl,imx8qxp-usdhcfsl,imx7d-usdhcethernet@5b040000ø[0 s+++ +#ipgahbenet_clk_refptp/ûû?æ²€sY@ T ûxokay.2fsl,imx8qxp-fecfsl,imx8qm-fecfsl,imx6sx-fecŠdefault˜, -rgmii-id6-Amdio ethernet-phy@02ethernet-phy-ieee802.3-c22ø�-ethernet@5b050000ø[0 s... .#ipgahbenet_clk_refptp/üü?æ²€sY@ T ü xdisabled.2fsl,imx8qxp-fecfsl,imx8qm-fecfsl,imx6sx-fecclock-controller@5b2000002fsl,imx8qxp-lpcgø[ Ssø/0 b9±sdhc0_lpcg_per_clksdhc0_lpcg_ipg_clksdhc0_lpcg_ahb_clkT ø�$clock-controller@5b2100002fsl,imx8qxp-lpcgø[!Ssù/0 b9±sdhc1_lpcg_per_clksdhc1_lpcg_ipg_clksdhc1_lpcg_ahb_clkT ù�'clock-controller@5b2200002fsl,imx8qxp-lpcgø["Ssú/0 b9±sdhc2_lpcg_per_clksdhc2_lpcg_ipg_clksdhc2_lpcg_ahb_clkT ú�*clock-controller@5b2300002fsl,imx8qxp-lpcgø[#S0sûû0û//b …±enet0_lpcg_timer_clkenet0_lpcg_txc_sampling_clkenet0_lpcg_ahb_clkenet0_lpcg_rgmii_txc_clkenet0_lpcg_ipg_clkenet0_lpcg_ipg_s_clkT û�+clock-controller@5b2400002fsl,imx8qxp-lpcgø[$S0süü0ü//b …±enet1_lpcg_timer_clkenet1_lpcg_txc_sampling_clkenet1_lpcg_ahb_clkenet1_lpcg_rgmii_txc_clkenet1_lpcg_ipg_clkenet1_lpcg_ipg_s_clkT ü�.bus@5c000000 2simple-bus \\ddr-pmu@5c0200002fsl,imx8-ddr-pmuø\ ƒbus@5d000000 2simple-bus ]]clock-lsio-mem 2fixed-clockS¡ ë ±lsio_mem_clkclock-lsio-bus 2fixed-clockS¡õá ±lsio_bus_clk�1gpio@5d080000ø] ˆRbÿîT Ç 2fsl,imx8qxp-gpiofsl,imx35-gpio�3gpio@5d090000ø]  ‰RbÿîT È 2fsl,imx8qxp-gpiofsl,imx35-gpiogpio@5d0a0000ø]  ŠRbÿîT É 2fsl,imx8qxp-gpiofsl,imx35-gpiogpio@5d0b0000ø]  ‹RbÿîT Ê 2fsl,imx8qxp-gpiofsl,imx35-gpio�5gpio@5d0c0000ø]  ŒRbÿîT Ë 2fsl,imx8qxp-gpiofsl,imx35-gpio�)gpio@5d0d0000ø]  �RbÿîT Ì 2fsl,imx8qxp-gpiofsl,imx35-gpiogpio@5d0e0000ø] ŽRbÿîT Í 2fsl,imx8qxp-gpiofsl,imx35-gpiogpio@5d0f0000ø] �RbÿîT Î 2fsl,imx8qxp-gpiofsl,imx35-gpiomailbox@5d1b0000ø] °p xdisabled2fsl,imx8qxp-mufsl,imx6sx-mumailbox@5d1c0000ø] ±p-2fsl,imx8-mu-scufsl,imx8qxp-mufsl,imx6sx-mu�mailbox@5d1d0000ø] ²p xdisabled-2fsl,imx8-mu-scufsl,imx8qxp-mufsl,imx6sx-mumailbox@5d1e0000ø] ³p xdisabled-2fsl,imx8-mu-scufsl,imx8qxp-mufsl,imx6sx-mumailbox@5d1f0000ø] ´p xdisabled-2fsl,imx8-mu-scufsl,imx8qxp-mufsl,imx6sx-mumailbox@5d200000ø]  ¸pT Ú xdisabled2fsl,imx8qxp-mufsl,imx6sx-mumailbox@5d210000ø]! ¹pT Û xdisabled2fsl,imx8qxp-mufsl,imx6sx-mumailbox@5d280000ø]( ÀpT â2fsl,imx8qxp-mufsl,imx6sx-mu�clock-controller@5d4000002fsl,imx8qxp-lpcgø]@S4s¿¿¿1¿bh±pwm0_lpcg_ipg_clkpwm0_lpcg_ipg_hf_clkpwm0_lpcg_ipg_s_clkpwm0_lpcg_ipg_slv_clkpwm0_lpcg_ipg_mstr_clkT ¿clock-controller@5d4100002fsl,imx8qxp-lpcgø]AS4sÀÀÀ1Àbh±pwm1_lpcg_ipg_clkpwm1_lpcg_ipg_hf_clkpwm1_lpcg_ipg_s_clkpwm1_lpcg_ipg_slv_clkpwm1_lpcg_ipg_mstr_clkT Àclock-controller@5d4200002fsl,imx8qxp-lpcgø]BS4sÁÁÁ1Ábh±pwm2_lpcg_ipg_clkpwm2_lpcg_ipg_hf_clkpwm2_lpcg_ipg_s_clkpwm2_lpcg_ipg_slv_clkpwm2_lpcg_ipg_mstr_clkT Áclock-controller@5d4300002fsl,imx8qxp-lpcgø]CS4sÂÂÂ1Âbh±pwm3_lpcg_ipg_clkpwm3_lpcg_ipg_hf_clkpwm3_lpcg_ipg_s_clkpwm3_lpcg_ipg_slv_clkpwm3_lpcg_ipg_mstr_clkT Âclock-controller@5d4400002fsl,imx8qxp-lpcgø]DS4sÃÃÃ1Ãbh±pwm4_lpcg_ipg_clkpwm4_lpcg_ipg_hf_clkpwm4_lpcg_ipg_s_clkpwm4_lpcg_ipg_slv_clkpwm4_lpcg_ipg_mstr_clkT Ãclock-controller@5d4500002fsl,imx8qxp-lpcgø]ES4sÄÄÄ1Äbh±pwm5_lpcg_ipg_clkpwm5_lpcg_ipg_hf_clkpwm5_lpcg_ipg_s_clkpwm5_lpcg_ipg_slv_clkpwm5_lpcg_ipg_mstr_clkT Äclock-controller@5d4600002fsl,imx8qxp-lpcgø]FS4sÅÅÅ1Åbh±pwm6_lpcg_ipg_clkpwm6_lpcg_ipg_hf_clkpwm6_lpcg_ipg_s_clkpwm6_lpcg_ipg_slv_clkpwm6_lpcg_ipg_mstr_clkT Åclock-controller@5d4700002fsl,imx8qxp-lpcgø]GS4sÆÆÆ1Æbh±pwm7_lpcg_ipg_clkpwm7_lpcg_ipg_hf_clkpwm7_lpcg_ipg_s_clkpwm7_lpcg_ipg_slv_clkpwm7_lpcg_ipg_mstr_clkT Æchosenn/bus@5a000000/serial@5a080000memory@80000000ìmemoryø€€leds 2gpio-ledsŠdefault˜2user-led1 zgreen:user1 ) €heartbeatuser-led2 zgreen:user2 3€noneuser-led3 zgreen:user3 3€mmc1–offuser-led4 zgreen:user4 )¤€nonewlan-active-led zyellow:wlan )€phy0tx–offbt-active-ledzblue:bt ) €hci0-power–offsdio-pwrseq2mmc-pwrseq-simpleŠdefault˜4 ´5�& interrupt-parent#address-cells#size-cellsmodelcompatibleethernet0ethernet1gpio0gpio1gpio2gpio3gpio4gpio5gpio6gpio7i2c0i2c1i2c2i2c3mmc0mmc1mmc2mu0mu1mu2mu3mu4serial0serial1serial2serial3vpu-core0vpu-core1device_typeregenable-methodi-cache-sizei-cache-line-sizei-cache-setsd-cache-sized-cache-line-sized-cache-setsnext-level-cacheclocksoperating-points-v2#cooling-cellsphandlecache-levelopp-sharedopp-hzopp-microvoltclock-latency-nsopp-suspend#interrupt-cellsinterrupt-controllerinterruptsrangesno-mapmbox-namesmboxes#power-domain-cells#clock-cellsfsl,pinslinux,keycodesstatustimeout-sec#thermal-sensor-cellsclock-frequencyclock-output-namespolling-delay-passivepolling-delaythermal-sensorstemperaturehysteresistripcooling-deviceclock-namesassigned-clocksassigned-clock-ratespower-domainsclock-indices#mbox-cellsmemory-regionpinctrl-namespinctrl-0uart-has-rtsctsbus-widthno-sdnon-removablemmc-pwrseqfsl,tuning-start-tapfsl,tuning-stepcd-gpiosfsl,num-tx-queuesfsl,num-rx-queuesphy-modephy-handlefsl,magic-packetgpio-controller#gpio-cellsstdout-pathlabellinux,default-triggerdefault-statepanic-indicatorreset-gpios