Ð þí)N8&\(ò&$ ,NXP i.MX8ULP EVK2fsl,imx8ulp-evkfsl,imx8ulpaliases&=/soc@0/bus@29800000/ethernet@29950000G/soc@0/gpio@2e200080M/soc@0/gpio@2d000080S/soc@0/gpio@2d010080!Y/soc@0/bus@29800000/mmc@298d0000!^/soc@0/bus@29800000/mmc@298e0000!c/soc@0/bus@29800000/mmc@298f0000$h/soc@0/bus@29000000/serial@29390000$p/soc@0/bus@29000000/serial@293a0000$x/soc@0/bus@29800000/serial@29860000$€/soc@0/bus@29800000/serial@29870000cpus cpu@0ˆcpu2arm,cortex-a35”˜psci¦·cpu@1ˆcpu2arm,cortex-a35”˜psci¦·l2-cache02cache·interrupt-controller@2d400000 2arm,gic-v3 ”-@-D ¿Ð å ·pmu2arm,cortex-a35-pmu åðpsci 2arm,psci-1.0Ÿsmctimer2arm,armv8-timer0å   clock-frosc 2fixed-clock q°frosc&clock-lposc 2fixed-clockB@lposc&clock-rosc 2fixed-clock€rosc&clock-sosc 2fixed-clockn6sosc&sram@2201f000 2mmio-sram”"ð 3"ðscmi-sram-section@02arm,scmi-shmem”·firmwarescmi 2arm,scmi-smc:Âþ Eprotocol@11”K· protocol@15”_soc@0 2simple-bus 3@mailbox@270200002fsl,imx8ulp-mu-s4”' åOubus@29000000 2simple-bus”)€ 3mailbox@292200002fsl,imx8ulp-mu”)" åIu �disabledmailbox@292300002fsl,imx8ulp-mu”)# åKˆ.u �disabledwatchdog@292a0000 2fsl,imx8ulp-wdtfsl,imx7ulp-wdt”)* åLˆ�Ÿ¶(clock-controller@292c00002fsl,imx8ulp-cgc1”),&·clock-controller@292d00002fsl,imx8ulp-pcc3”)-&·tpm@29340000 2fsl,imx8ulp-tpmfsl,imx7ulp-tpm”)4 åWˆÏipgper �disabledi2c@29370000$2fsl,imx8ulp-lpi2cfsl,imx7ulp-lpi2c”)7 å\ˆÏperipg�Ÿ"ÛÜl �disabledi2c@29380000$2fsl,imx8ulp-lpi2cfsl,imx7ulp-lpi2c”)8 å]ˆÏperipg�Ÿ"ÛÜl �disabledserial@29390000&2fsl,imx8ulp-lpuartfsl,imx7ulp-lpuart”)9 åcˆ Ïipg �disabledserial@293a0000&2fsl,imx8ulp-lpuartfsl,imx7ulp-lpuart”): ådˆ Ïipg�okayðdefaultsleepþspi@293b0000  2fsl,imx8ulp-spifsl,imx7ulp-spi”); åaˆ  Ïperipg� Ÿ"ÛÜl �disabledspi@293c0000  2fsl,imx8ulp-spifsl,imx7ulp-spi”)< åbˆ  Ïperipg� Ÿ"ÛÜl �disabledbus@29800000 2simple-bus”)€€ 3clock-controller@298000002fsl,imx8ulp-pcc4”)€&· i2c@29840000$2fsl,imx8ulp-lpi2cfsl,imx7ulp-lpi2c”)„ å^ˆ  Ïperipg� Ÿ"ÛÜl �disabledi2c@29850000$2fsl,imx8ulp-lpi2cfsl,imx7ulp-lpi2c”)… å_ˆ  Ïperipg� Ÿ"ÛÜl �disabledserial@29860000&2fsl,imx8ulp-lpuartfsl,imx7ulp-lpuart”)† åeˆ Ïipg �disabledserial@29870000&2fsl,imx8ulp-lpuartfsl,imx7ulp-lpuart”)‡ åfˆ Ïipg �disabledpinctrl@298c00002fsl,imx8ulp-iomuxc1”)Œ·enetgrpܼ C¸ ð CÄ  CÈ ì C ø CÐ ü CÀ CÜ CØ CÌ ô C( Ð C· lpuart5grp(8ð<ì·usdhc0grpÜCB(C$C CCCCC C,B· mmc@298d0000#2fsl,imx8ulp-usdhcfsl,imx8mm-usdhc”)� 厈  Ïipgahbper )>N�okayðdefaultsleepþ  Xmmc@298e0000#2fsl,imx8ulp-usdhcfsl,imx8mm-usdhc”)Ž å�ˆ  Ïipgahbper )>N �disabledmmc@298f0000#2fsl,imx8ulp-usdhcfsl,imx8mm-usdhc”)� å�ˆ  Ïipgahbper )>N �disabledethernet@29950000-2fsl,imx8ulp-fecfsl,imx6ul-fecfsl,imx6q-fec”)• åkfint0vˆ�okayðdefaultsleepþ  ˆ 7 Ïipgahbptpenet_clk_ref�7Ÿšrmii£mdio ethernet-phy@1”®·gpio@2d000080"2fsl,imx8ulp-gpiofsl,imx7ulp-gpio”-€-@@¾Î å�пˆ   ÏgpioportÚ gpio@2d010080"2fsl,imx8ulp-gpiofsl,imx7ulp-gpio”-€-@@¾Î åƒÐ¿ˆ   ÏgpioportÚ@ bus@2d800000 2simple-bus”-€€ 3clock-controller@2da600002fsl,imx8ulp-cgc2”-¦&clock-controller@2da700002fsl,imx8ulp-pcc5”-§&·gpio@2e200080"2fsl,imx8ulp-gpiofsl,imx7ulp-gpio”. €. @@¾Î åпˆ ÏgpioportÚchosen$æ/soc@0/bus@29000000/serial@293a0000memory@80000000ˆmemory”€€clock-ext-rmii 2fixed-clockúð€ ext_rmii_clk&· clock-ext-ts 2fixed-clockúð€ ext_ts_clk&· interrupt-parent#address-cells#size-cellsmodelcompatibleethernet0gpio0gpio1gpio2mmc0mmc1mmc2serial0serial1serial2serial3device_typeregenable-methodnext-level-cachephandle#interrupt-cellsinterrupt-controllerinterruptsinterrupt-affinityclock-frequencyclock-output-names#clock-cellsrangesarm,smc-idshmem#power-domain-cells#thermal-sensor-cells#mbox-cellsstatusclocksassigned-clocksassigned-clock-parentstimeout-sec#reset-cellsclock-namesassigned-clock-ratespinctrl-namespinctrl-0pinctrl-1fsl,pinspower-domainsfsl,tuning-start-tapfsl,tuning-stepbus-widthnon-removableinterrupt-namesfsl,num-tx-queuesfsl,num-rx-queuesphy-modephy-handlemicrel,led-modegpio-controller#gpio-cellsgpio-rangesstdout-path