Ð þíaT8\(P[ÌGlobalscale MOCHAbinW!globalscale,mochabinmarvell,armada7040marvell,armada-ap806-quadmarvell,armada-ap806aliases+,/ap806/config-space@f0000000/serial@512000+4/ap806/config-space@f0000000/serial@512100@ O v2m@290000!arm,gic-v2m-frame/±)>ÀO v2m@2a0000!arm,gic-v2m-frame/±*>àO v2m@2b0000!arm,gic-v2m-frame/±+>O timer!arm,armv8-timer0ï   pmu!arm,cortex-a72-pmu¼ïodmi@300000!marvell,odmi-controller/` ±0@0@@0€@0À@t€ˆ�˜gicp@3f0040!marvell,ap806-gicp±?@…@@ @/*interrupt-controller@3f0100!marvell,armada-8k-pic±?  ïinterrupt-controller@3f0200!marvell,ap806-sei±?@ ï /xor@400000%!marvell,armada-7k-xormarvell,xor-v2±@A˜£Íxor@420000%!marvell,armada-7k-xormarvell,xor-v2±BC˜£Íxor@440000%!marvell,armada-7k-xormarvell,xor-v2±DE˜£Íxor@460000%!marvell,armada-7k-xormarvell,xor-v2±FG˜£Íspi@510600!marvell,armada-380-spi±QP ï£ údisabledi2c@511000!marvell,mv78230-i2c±Q  ï£ údisabledserial@512000!snps,dw-apb-uart±Q ª ï´£úokayÁËdefaultserial@512100!snps,dw-apb-uart±Q!ª ï´£ údisabledwatchdog@610000!arm,sbsa-gwdt±a` ïmmc@6e0000!marvell,armada-ap806-sdhci±n ïÙcore£Íúokayåïýsystem-controller@6f4000!sysconsimple-mfd±o@ pinctrl!marvell,ap806-pinctrluart0-pins mpp11mpp19uart0gpio@1040!marvell,armada-8k-gpio$@+2BNZÀm£clock!marvell,ap806-clockxsystem-controller@6f8000!sysconsimple-mfd±o€thermal-sensor@80!marvell,armada-ap806-thermal±€¼ï…clock-cpu@278!marvell,ap806-cpu-clock£x±x 0thermal-zonesap-thermal-ic›±¿tripsap-critφ ÛÐ æcriticalcooling-mapsap-thermal-cpu0›è±è¿tripscpu0-hotÏLÛÐæpassive cpu0-emergÏsÛÐæpassive cooling-mapsmap0-hotë ð  map0-ermergë ð  ap-thermal-cpu1›è±è¿tripscpu1-hotÏLÛÐæpassive cpu1-emergÏsÛÐæpassivecooling-mapsmap1-hotë ð  map1-emergëð  ap-thermal-cpu2›è±è¿tripscpu2-hotÏLÛÐæpassivecpu2-emergÏsÛÐæpassivecooling-mapsmap2-hotëðmap2-emergëðap-thermal-cpu3›è±è¿tripscpu3-hotÏLÛÐæpassivecpu3-emergÏsÛÐæpassivecooling-mapsmap3-bhotëðmap3-emergëðcp0-thermal-ic›±¿tripscritφ ÛÐ æcriticalcooling-mapscpuscpu@0ÿcpu!arm,cortex-a72± psci£(À5@GT€a@s€ cpu@1ÿcpu!arm,cortex-a72± psci£(À5@GT€a@s€ cpu@100ÿcpu!arm,cortex-a72± psci£(À5@GT€a@s€cpu@101ÿcpu!arm,cortex-a72± psci£(À5@GT€a@s€l2-cache0!cache*7@Il2-cache1!cache*7@Icp0 !simple-bus¼ªconfig-space@f2000000 !simple-busªòethernet@0!marvell,armada-7k-pp22±�°"<£ *Ùpp_clkgop_clkmg_clkmg_core_clkaxi_clk‘úokayÍeth0Pï'+/37;?CG�2«hif0hif1hif2hif3hif4hif5hif6hif7hif8link»Ãúokay Ï10gbase-rØÝin-band-statusåeth1Pï(,048<@DH€2«hif0hif1hif2hif3hif4hif5hif6hif7hif8link»Ãúokay Ï2500base-xØ)fixed-linké Äïeth2Pï)-159=AEI2«hif0hif1hif2hif3hif4hif5hif6hif7hif8link»ÃúokayËdefaultÁû  Ïrgmii-idphy@120000!marvell,comphy-cp110±`‘$£Ùmg_clkmg_core_clkaxi_clkphy@0±ÿphy@1±ÿ.phy@2±ÿ0phy@3±ÿ1phy@4±ÿphy@5±ÿ;mdio@12a200!marvell,orion-mdio±¢0£ úokayethernet-phy@1±å!ËdefaultÁ"  #  switch@3!marvell,mv88e6085±ËdefaultÁ$  #¼#ïportsport@1±lan0%port@2±lan1&port@3±lan2'port@4±lan3(port@5±cpu') Ï2500base-xÝin-band-statusmdioswphy1@17±%swphy2@18±&swphy3@19±'swphy4@20±(mdio@12a600!marvell,xmdio±¦$£ údisabledinterrupt-controller@1e0000!marvell,cp110-icu±@interrupt-controller@10!marvell,cp110-icu-nsr±  ˜*interrupt-controller@50!marvell,cp110-icu-sei±P ˜,rtc@284000!marvell,armada-8k-rtc±(@ (@€$ 0rtcrtc-socïMsystem-controller@440000!sysconsimple-mfd±D clock!marvell,cp110-clockxgpio@100!marvell,armada-8k-gpio$+ 2BN+ Zðm ïVUTS  Ùcoreaxi£úokay#gpio@140!marvell,armada-8k-gpio$@+2BN+ Zðm ïRQPO  Ùcoreaxi£úokaypinctrl!marvell,armada-7k-pinctrl+nand-pinsNmpp15mpp16mpp17mpp18mpp19mpp20mpp21mpp22mpp23mpp24mpp25mpp26mpp27devnand-rbmpp13nfcp0-uart0-pins mpp6mpp7uart08cp0-spi0-pinsmpp56mpp57mpp58mpp59spi02cp0-spi1-pinsmpp13mpp14mpp15mpp16spi13cp0-i2c0-pins mpp37mpp38i2c04cp0-i2c1-pins mpp2mpp3i2c16pca9554-int-pinsmpp27gpio5cp0-rgmii1-pinsHmpp44mpp45mpp46mpp47mpp48mpp49mpp50mpp51mpp52mpp53mpp54mpp55ge1is31-sdb-pinsmpp30gpio7cp0-pcie-reset-pinsmpp9gpio9cp0-pcie-clkreq-pinsmpp5pcie1:cp0-switch-pins mpp0mpp1gpio$cp0-phy-pinsmpp12gpio"system-controller@400000!sysconsimple-mfd±@thermal-sensor@70!marvell,armada-cp110-thermal±p :,t…utmi@580000!marvell,cp110-utmi-phy±X ‘úokayusb-phy@0±ÿ/usb-phy@1±ÿusb@500000$!marvell,armada-8k-xhcigeneric-xhci±P@Íïj Ùcorereg£úokayN-@ Ø./Ucp0-usb3h0-comphyutmiusb@510000$!marvell,armada-8k-xhcigeneric-xhci±Q@Íïi Ùcorereg£úokayN-Asata@540000$!marvell,armada-8k-ahcigeneric-ahci±TÍïk£úokayN-Dsata-port@0±Ø0Ucp0-sata0-0-physata-port@1±Ø1Ucp0-sata0-1-phyxor@6a0000%!marvell,armada-7k-xormarvell,xor-v2±jk͘ Ùcorereg£xor@6c0000%!marvell,armada-7k-xormarvell,xor-v2±lm͘ Ùcorereg£spi@700600!marvell,armada-380-spi±pP Ùcoreaxi£úokayËdefaultÁ2spi@700680!marvell,armada-380-spi±p€P Ùcoreaxi£úokayËdefaultÁ3flash@0!jedec,spi-nor±_1-partitions!fixed-partitionspartition@0 firmware±>qpartition@3e0000hw-info±>qpartition@3f0000 u-boot-env±?i2c@701000!marvell,mv78230-i2c±p ïx Ùcorereg£úokayËdefaultÁ4{† >pca9554@39 !nxp,pca9554ËdefaultÁ5±9¼#ï 2B=i2c@701100!marvell,mv78230-i2c±p ïy Ùcorereg£úokayËdefaultÁ6{† <leds@64!issi,is31fl3199ËdefaultÁ7 ‹#±dled@1 red:led1±šN led@2 green:led1±led@3 blue:led1±led@4 red:led2±led@5 green:led2±led@6 blue:led2±led@7 red:led3±led@8 green:led3±led@9 blue:led3± serial@702000!snps,dw-apb-uart±p ªïz´Ùbaudclkapb_pclk£úokayËdefaultÁ8serial@702100!snps,dw-apb-uart±p!ªï{´Ùbaudclkapb_pclk£ údisabledserial@702200!snps,dw-apb-uart±p"ªï|´Ùbaudclkapb_pclk£ údisabledserial@702300!snps,dw-apb-uart±p#ªï}´Ùbaudclkapb_pclk£ údisablednand@720000D!marvell,armada-8k-nand-controllermarvell,armada370-nand-controller±rTïs Ùcorereg£‘ údisabledtrng@7600003!marvell,armada-8k-rnginside-secure,safexcel-eip76±v}ï_ Ùcorereg£úokaymmc@780000!marvell,armada-cp110-sdhci±xï Ùcoreaxi£Í údisabledN-Ecrypto@800000!inside-secure,safexcel-eip197b±€ 0ïXYZ[\W «ring0ring1ring2ring3eipmem Ùcorereg£Ípcie@f2600000#!marvell,armada8k-pciesnps,dw-pcie ±ò`öð 0ctrlconfig ÿpci͘«ÿª‚ööðµÈïÖ Ùcorereg£  údisabled0à-€ -  -À êpcie@f2620000#!marvell,armada8k-pciesnps,dw-pcie ±òb÷ð 0ctrlconfig ÿpci͘«ÿª‚÷÷ðµÈïÖ Ùcorereg£  údisabledpcie@f2640000#!marvell,armada8k-pciesnps,dw-pcie ±òdøð 0ctrlconfig ÿpci͘«ÿª‚øøðµÈïÖ Ùcorereg£ úokayËdefaultclkreqÁ9ù:Ø;Ucp0-pcie2-x1-phy  # chosenserial0:115200n8sfp-eth0!sff,sfp< = != 0= A=sfp-eth2!sff,sfp> = != 0= A=! #address-cells#size-cellsmodelcompatibleserial0serial1gpio0spi0gpio1gpio2spi1spi2ethernet0ethernet1ethernet2ethernet3ethernet4ethernet5ethernet6methodrangesregno-mapinterrupt-parentdma-coherent#iommu-cells#global-interruptsstatusphandle#interrupt-cellsinterrupt-controllermsi-controllerarm,msi-base-spiarm,msi-num-spismarvell,odmi-framesmarvell,spi-basemarvell,spi-rangesmsi-parentclocksreg-shiftreg-io-widthpinctrl-0pinctrl-namesclock-namesbus-widthnon-removableno-1-8-vmarvell,pinsmarvell,functionoffsetngpiosgpio-controller#gpio-cellsgpio-rangesmarvell,pwm-offset#pwm-cells#clock-cells#thermal-sensor-cellspolling-delay-passivepolling-delaythermal-sensorstemperaturehysteresistypetripcooling-devicedevice_typeenable-method#cooling-cellsi-cache-sizei-cache-line-sizei-cache-setsd-cache-sized-cache-line-sized-cache-setsnext-level-cachemarvell,system-controllerinterrupt-namesport-idgop-port-idphy-modephysmanagedsfpspeedfull-duplexphy#phy-cellsreset-gpioslabelphy-handleethernetreg-namesinterrupts-extendediommusphy-namesspi-max-frequencyread-onlyclock-frequencyshutdown-gpiosled-max-microampbus-rangeinterrupt-map-maskinterrupt-mapnum-lanesiommu-mapiommu-map-maskpinctrl-1stdout-pathi2c-buslos-gpiosmod-def0-gpiostx-disable-gpiostx-fault-gpios