Ð þírï8kH(§k'tsd,rk3368-lion-haikourockchip,rk3368 +'7Theobroma Systems RK3368-uQ7 Baseboardaliases=/ethernet@ff290000G/i2c@ff650000L/i2c@ff660000Q/i2c@ff140000V/i2c@ff150000[/i2c@ff160000`/i2c@ff170000e/serial@ff180000m/serial@ff190000u/serial@ff690000}/serial@ff1b0000…/serial@ff1c0000�/spi@ff110000’/spi@ff120000—/spi@ff130000œ/mmc@ff0f0000¡/mmc@ff0c0000cpus+cpu-mapcluster0core0¦core1¦core2¦core3¦cluster1core0¦core1¦core2¦core3¦ cpu@0ªcpuarm,cortex-a53¶ºpsciÈ× âcpu@1ªcpuarm,cortex-a53¶ºpsciÈ× âcpu@2ªcpuarm,cortex-a53¶ºpsciÈ× âcpu@3ªcpuarm,cortex-a53¶ºpsciÈ× â cpu@100ªcpuarm,cortex-a53¶ºpsciÈ× âcpu@101ªcpuarm,cortex-a53¶ºpsciÈ× âcpu@102ªcpuarm,cortex-a53¶ºpsciÈ× âcpu@103ªcpuarm,cortex-a53¶ºpsciÈ× âarm-pmuarm,armv8-pmuv3`êpqrstuvw õ psci arm,psci-0.2Ásmctimerarm,armv8-timer0ê ÿÿ ÿ ÿoscillator fixed-clockn6xin24m+âJmmc@ff0c00000rockchip,rk3368-dw-mshcrockchip,rk3288-dw-mshc¶ÿ @8}x@ F È D r vMbiuciuciu-driveciu-sampleY ê d €kresetwokay~ˆš « ´¿default Í ×Zõmmc@ff0d00000rockchip,rk3368-dw-mshcrockchip,rk3288-dw-mshc¶ÿ @8ðÑ€ F É E s wMbiuciuciu-driveciu-sampleY ê!d �kreset wdisabledmmc@ff0f00000rockchip,rk3368-dw-mshcrockchip,rk3288-dw-mshc¶ÿ@8ðÑ€ F Ë G u yMbiuciuciu-driveciu-sampleY ê#d ƒkresetwokay~ðÑ€õ¿default Ísaradc@ff100000rockchip,saradc¶ÿ ê$+F I [Msaradcapb_pclkd W ksaradc-apb wdisabledspi@ff110000(rockchip,rk3368-spirockchip,rk3066-spi¶ÿF A RMspiclkapb_pclk ê,¿defaultÍ+ wdisabledspi@ff120000(rockchip,rk3368-spirockchip,rk3066-spi¶ÿF B SMspiclkapb_pclk ê-¿defaultÍ+wokayflash@0jedec,spi-nor¶=úð€spi@ff130000(rockchip,rk3368-spirockchip,rk3066-spi¶ÿF C TMspiclkapb_pclk ê)¿defaultÍ !+wokayO i2c@ff140000(rockchip,rk3368-i2crockchip,rk3288-i2c¶ÿ ê>+Mi2cF N¿defaultÍ"wokayâVi2c@ff150000(rockchip,rk3368-i2crockchip,rk3288-i2c¶ÿ ê?+Mi2cF O¿defaultÍ# wdisabledi2c@ff160000(rockchip,rk3368-i2crockchip,rk3288-i2c¶ÿ ê@+Mi2cF P¿defaultÍ$ wdisabledi2c@ff170000(rockchip,rk3368-i2crockchip,rk3288-i2c¶ÿ êA+Mi2cF Q¿defaultÍ% wdisabledserial@ff180000&rockchip,rk3368-uartsnps,dw-apb-uart¶ÿn6F M UMbaudclkapb_pclk ê7Xbwokay¿default Í&'(serial@ff190000&rockchip,rk3368-uartsnps,dw-apb-uart¶ÿn6F N VMbaudclkapb_pclk ê8Xb wdisabledserial@ff1b0000&rockchip,rk3368-uartsnps,dw-apb-uart¶ÿn6F P XMbaudclkapb_pclk ê:Xbwokayserial@ff1c0000&rockchip,rk3368-uartsnps,dw-apb-uart¶ÿn6F Q YMbaudclkapb_pclk ê;Xb wdisableddma-controller@ff250000arm,pl330arm,primecell¶ÿ%@êoz•F à Mapb_pclkthermal-zonescpu-thermal¬dˆÐ)tripscpu_alert0à$øìбpassiveâ*cpu_alert1à8€ìбpassiveâ+cpu_critàsìÐ ±criticalcooling-mapsmap0÷*0üÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿmap1÷+0üÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿ ÿÿÿÿÿÿÿÿgpu-thermal¬dˆÐ)tripsgpu_alert0à8€ìбpassiveâ,gpu_critàÁ8ìÐ ±criticalcooling-mapsmap0÷,0üÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿtsadc@ff280000rockchip,rk3368-tsadc¶ÿ( ê%F H ZMtsadcapb_pclkd Ÿ ktsadc-apb¿initdefaultsleepÍ- .-5s wdisabledâ)ethernet@ff290000rockchip,rk3368-gmac¶ÿ) êLmacirq\/8F  f g c € Å ]MMstmmacethmac_clk_rxmac_clk_txclk_mac_refclk_mac_refoutaclk_macpclk_macwokayi y0�input�¨rgmii¿defaultÍ1± Ç'ÃP Ü2 ìõusb@ff500000 generic-ehci¶ÿP êF Âwokayusb@ff5800002rockchip,rk3368-usbrockchip,rk3066-usbsnps,dwc2¶ÿX êF ÁMotgþotg'€€@@ wokaydma-controller@ff600000arm,pl330arm,primecell¶ÿ`@êoz•F  Mapb_pclkâKi2c@ff650000(rockchip,rk3368-i2crockchip,rk3288-i2c¶ÿeF LMi2c ê<¿defaultÍ3+wokaypmic@1brockchip,rk808¶ 4êxin32krk808-clkout2+¿defaultÍ566W7c7o7{7‡7“7Ÿ7«7·7Ä7Ñ7regulatorsDCDC_REG1Þvdd_cpuí ®`ã`1â DCDC_REG2Þvdd_logí ®`ã`1DCDC_REG3Þvcc_ddr1DCDC_REG4 Þvcc33_ioí2Z 2Z 1âLDO_REG2 Þvcc33_videoí2Z 2Z 1LDO_REG3 Þvdd10_pllíB@B@1LDO_REG6 Þvdd10_videoíB@B@1LDO_REG71íw@w@Þvcc_18âLDO_REG8 Þvcc18_videoíw@w@1i2c@ff660000(rockchip,rk3368-i2crockchip,rk3288-i2c¶ÿf ê=+Mi2cF M¿defaultÍ8wokayâTpwm@ff680000(rockchip,rk3368-pwmrockchip,rk3288-pwm¶ÿhC¿defaultÍ9F _ wdisabledpwm@ff680010(rockchip,rk3368-pwmrockchip,rk3288-pwm¶ÿhC¿defaultÍ:F _ wdisabledpwm@ff680020(rockchip,rk3368-pwmrockchip,rk3288-pwm¶ÿh CF _ wdisabledpwm@ff680030(rockchip,rk3368-pwmrockchip,rk3288-pwm¶ÿh0C¿defaultÍ;F _ wdisabledserial@ff690000&rockchip,rk3368-uartsnps,dw-apb-uart¶ÿiF O WMbaudclkapb_pclk ê9¿defaultÍ<Xb wdisabledmbox@ff6b0000rockchip,rk3368-mailbox¶ÿk0ê’“”•F E Mpclk_mailboxN wdisabledpower-management@ff730000&rockchip,rk3368-pmusysconsimple-mfd¶ÿspower-controller!rockchip,rk3368-power-controllerZ+âNpower-domain@12¶ ðF Ê Í Ì È Æ Ç ¾ Ô Õ Ö Ù Ñ Û c h g n o r s f d d h i l k j n m$n=>?@ABCDEZpower-domain@14¶ F Ð Ü o p nFGHZpower-domain@16¶F Á À @nIZsyscon@ff738000)rockchip,rk3368-pmugrfsysconsimple-mfd¶ÿs€âOio-domains&rockchip,rk3368-pmu-io-voltage-domainwokayu€reboot-modesyscon-reboot-mode‹’RBÞRBìRBà ¼RBÃclock-controller@ff760000rockchip,rk3368-cru¶ÿvFJMxin24m\/+Èâ syscon@ff770000&rockchip,rk3368-grfsysconsimple-mfd¶ÿwâ/io-domains"rockchip,rk3368-io-voltage-domainwokayÕâíû 'watchdog@ff800000 rockchip,rk3368-wdtsnps,dw-wdt¶ÿ€F p êOwokaytimer@ff810000,rockchip,rk3368-timerrockchip,rk3288-timer¶ÿ�  êBF a U Mpclktimerspdif@ff880000rockchip,rk3368-spdif¶ÿˆ ê6F S Ð Mmclkhclk3K8tx¿defaultÍLB wdisabledi2s-2ch@ff890000(rockchip,rk3368-i2srockchip,rk3066-i2s¶ÿ‰ ê(Mi2s_clki2s_hclkF T Î3KK8txrxB wdisabledi2s-8ch@ff898000(rockchip,rk3368-i2srockchip,rk3066-i2s¶ÿ‰€ ê5Mi2s_clki2s_hclkF R Ï3KK8txrx¿defaultÍMB wdisablediommu@ff900800rockchip,iommu¶ÿ� êF Ê Ô MaclkifaceSN a wdisablediommu@ff914000rockchip,iommu ¶ÿ‘@ÿ‘P êF Í Õ MaclkifaceaSN n wdisablediommu@ff930300rockchip,iommu¶ÿ“ êF Æ Ñ MaclkifaceSN a wdisablediommu@ff9a0440rockchip,iommu ¶ÿš@@ÿš€@ ê F Ð Ü Maclkifacea wdisablediommu@ff9a0800rockchip,iommu¶ÿšê  F Ð Ü Maclkifacea wdisabledqos@ffad0000rockchip,rk3368-qossyscon¶ÿ­ â=qos@ffad0080rockchip,rk3368-qossyscon¶ÿ­€ â>qos@ffad0100rockchip,rk3368-qossyscon¶ÿ­ â?qos@ffad0180rockchip,rk3368-qossyscon¶ÿ­€ â@qos@ffad0200rockchip,rk3368-qossyscon¶ÿ­ âAqos@ffad0280rockchip,rk3368-qossyscon¶ÿ­€ âBqos@ffad0300rockchip,rk3368-qossyscon¶ÿ­ âCqos@ffad0380rockchip,rk3368-qossyscon¶ÿ­€ âDqos@ffad0400rockchip,rk3368-qossyscon¶ÿ­ âEqos@ffae0000rockchip,rk3368-qossyscon¶ÿ® âFqos@ffae0100rockchip,rk3368-qossyscon¶ÿ® âGqos@ffae0180rockchip,rk3368-qossyscon¶ÿ®€ âHqos@ffaf0000rockchip,rk3368-qossyscon¶ÿ¯ âIefuse@ffb00000rockchip,rk3368-efuse¶ÿ° +F q Mpclk_efusecpu-leakage@17¶temp-adjust@1f¶interrupt-controller@ffb71000 arm,gic-400‰ž@¶ÿ·ÿ· ÿ·@ ÿ·`  ê ÿâpinctrlrockchip,rk3368-pinctrl\/¯O+¼¿defaultÍPgpio@ff750000rockchip,gpio-bank¶ÿuF @ êQÃÓ‰žâ4gpio@ff780000rockchip,gpio-bank¶ÿxF A êRÃÓ‰žâUgpio@ff790000rockchip,gpio-bank¶ÿyF B êSÃÓ‰žâ gpio@ff7a0000rockchip,gpio-bank¶ÿzF C êTÃÓ‰žâ2pcfg-pull-upßâRpcfg-pull-downìpcfg-pull-noneûâQpcfg-pull-none-12maû âSemmcemmc-clkQâemmc-cmdRâemmc-pwrRemmc-bus1Remmc-bus4@RRRRemmc-bus8€RRRRRRRRâgmacrgmii-pinsðQQQS S SSS SQQQQQQâ1rmii-pins QQQS S SQQQQi2c0i2c0-xfer QQâ3i2c1i2c1-xfer QQâ8i2c2i2c2-xfer  QQâ"i2c3i2c3-xfer QQâ#i2c4i2c4-xfer QQâ$i2c5i2c5-xfer QQâ%i2si2s-8ch-bus� Q QQQQQQQQâMpwm0pwm0-pinQâ9pwm1pwm1-pinQâ:pwm3pwm3-pinQâ;sdio0sdio0-bus1Rsdio0-bus4@RRRRsdio0-cmdRsdio0-clkQsdio0-cdRsdio0-wpRsdio0-pwrRsdio0-bkpwrRsdio0-intRsdmmcsdmmc-clk Qâ sdmmc-cmd Râsdmmc-cd Rsdmmc-bus1Rsdmmc-bus4@RRRRâsdmmc-cd-pin Qspdifspdif-txQâLspi0spi0-clkRâspi0-cs0Râspi0-cs1Rspi0-txRâspi0-rxRâspi1spi1-clkRâspi1-cs0Râspi1-cs1Rspi1-rxRâspi1-txRâspi2spi2-clk Râspi2-cs0 Râ!spi2-rx Râ spi2-tx Râtsadcotp-pinQâ-otp-outQâ.uart0uart0-xfer RQâ&uart0-ctsQâ'uart0-rtsQâ(uart1uart1-xfer RQuart1-ctsQuart1-rtsQuart2uart2-xfer RQâ<uart3uart3-xfer RQuart3-ctsQuart3-rtsQuart4uart4-xfer RQuart4-ctsQuart4-rtsQledsmodule-led-pins  QQâWsd-card-led-pinQâXpmicpmic-int-lRâ5pmic-sleepQâ6hoghaikou-pin-hog@RRRRâPusb_otgotg-vbus-drvQâZchosen%serial0:115200n8gmac-clk fixed-clocksY@ ext_gmac+â0i2cmux1 i2c-mux-gpio+1T <Ui2c@0¶+i2c@1¶+i2cmux2 i2c-mux-gpio+1V <U i2c@0¶+fan@18 ti,amc6821¶rtc@6f isil,isl1208¶oeeprom@50 atmel,24c01F¶Pi2c@1¶+leds gpio-leds¿defaultÍWXled-1 Omodule_led1 ®  Uheartbeatkled-2 Omodule_led2 ®2{offled-3 Osd_card_led ®4Ummc0vcc-sys-regulatorregulator-fixedÞvcc_sysíLK@LK@1â7dc-12vregulator-fixedÞdc_12v1í··âYvcc3v3-baseboardregulator-fixedÞvcc3v3_baseboard1í2Z 2Z ‰Yâvcc5v0-otg-regulatorregulator-fixed” ç4¿defaultÍZ Þvcc5v0_otg compatibleinterrupt-parent#address-cells#size-cellsmodelethernet0i2c0i2c1i2c2i2c3i2c4i2c5serial0serial1serial2serial3serial4spi0spi1spi2mmc0mmc1cpudevice_typeregenable-method#cooling-cellscpu-supplyphandleinterruptsinterrupt-affinityclock-frequencyclock-output-names#clock-cellsmax-frequencyclocksclock-namesfifo-depthresetsreset-namesstatusbus-widthcap-mmc-highspeedcap-sd-highspeedcd-gpiosdisable-wppinctrl-namespinctrl-0rockchip,default-sample-phasevmmc-supplymmc-hs200-1_8vnon-removablevqmmc-supply#io-channel-cellsspi-max-frequencycs-gpiosreg-shiftreg-io-width#dma-cellsarm,pl330-broken-no-flushparm,pl330-periph-burstpolling-delay-passivepolling-delaythermal-sensorstemperaturehysteresistripcooling-devicepinctrl-1pinctrl-2#thermal-sensor-cellsrockchip,hw-tshut-tempinterrupt-namesrockchip,grfassigned-clocksassigned-clock-parentsclock_in_outphy-supplyphy-modesnps,reset-active-lowsnps,reset-delays-ussnps,reset-gpiotx_delayrx_delaydr_modeg-np-tx-fifo-sizeg-rx-fifo-sizeg-tx-fifo-sizerockchip,system-power-controllervcc1-supplyvcc2-supplyvcc3-supplyvcc4-supplyvcc6-supplyvcc7-supplyvcc8-supplyvcc9-supplyvcc10-supplyvcc11-supplyvcc12-supplyregulator-nameregulator-min-microvoltregulator-max-microvoltregulator-always-onregulator-boot-on#pwm-cells#mbox-cells#power-domain-cellspm_qospmu-supplyvop-supplyoffsetmode-normalmode-recoverymode-bootloadermode-loader#reset-cellsaudio-supplydvp-supplyflash0-supplygpio30-supplygpio1830-supplysdcard-supplywifi-supplydmasdma-names#sound-dai-cellspower-domains#iommu-cellsrockchip,disable-mmu-resetinterrupt-controller#interrupt-cellsrockchip,pmurangesgpio-controller#gpio-cellsbias-pull-upbias-pull-downbias-disabledrive-strengthrockchip,pinsstdout-pathi2c-parentmux-gpiospagesizelabellinux,default-triggerpanic-indicatordefault-statevin-supplyenable-active-high