Ð þíÿÅ8ñ¤(!ñlÊgoogle,bob-rev13google,bob-rev12google,bob-rev11google,bob-rev10google,bob-rev9google,bob-rev8google,bob-rev7google,bob-rev6google,bob-rev5google,bob-rev4google,bobgoogle,grurockchip,rk3399 + 7Google Bob =convertiblealiasesJ/ethernet@fe300000T/i2c@ff3c0000Y/i2c@ff110000^/i2c@ff120000c/i2c@ff130000h/i2c@ff3d0000m/i2c@ff140000r/i2c@ff150000w/i2c@ff160000|/i2c@ff3e0000�/serial@ff180000‰/serial@ff190000‘/serial@ff1a0000™/serial@ff1b0000¡/serial@ff370000©/mmc@fe320000®/mmc@fe330000cpus+cpu-mapcluster0core0³core1³core2³core3³cluster1core0³core1³cpu@0·cpuarm,cortex-a53ÃÇpsciÕåèïþd ( < Gcpu@1·cpuarm,cortex-a53ÃÇpsciÕåèïþd ( < Gcpu@2·cpuarm,cortex-a53ÃÇpsciÕåèïþd ( < Gcpu@3·cpuarm,cortex-a53ÃÇpsciÕåèïþd ( < Gcpu@100·cpuarm,cortex-a72ÃÇpsciÕè ïþ´ ( <Gthermal-idleïO'[ôcpu@101·cpuarm,cortex-a72ÃÇpsciÕè ïþ´ ( <Gthermal-idleïO'[ôidle-stateskpscicpu-sleeparm,idle-statex‰ x[ú±„G cluster-sleeparm,idle-statex‰ �[ô±ÐG display-subsystemrockchip,display-subsystemÂmemory-controllerrockchip,rk3399-dmcÈÕè¨ädmc_clkðokay(÷  ( ;ðV@o'²Z€Š'²Z€§'²Z€Ä/¯é 7P(/=/¯Z/¯pmu_a53arm,cortex-a53-pmuwpmu_a72arm,cortex-a72-pmuwpsci arm,psci-1.0Îsmctimerarm,armv8-timer@w   ‚xin24m fixed-clock™n6©xin24m¼G“pcie@f8000000rockchip,rk3399-pcie ÃøýÉaxi-baseapb-base·pci+Óäð èÅÄG äaclkaclk-perfhclkpm0w123úsyslegacyclient `+: B,Gpcie-phy-0pcie-phy-1pcie-phy-2pcie-phy-38Q‚úúà�ûàûà8X‚ƒ„…†�€(_coremgmtmgmt-stickypipepmpclkaclkðokay ktdefault‚Œœ¬interrupt-controller¼ÓGpcie@0,0Ã+Q·pciwifi@0,0 pci1b4b,2b42à wtdefault‚!Ñethernet@fe300000rockchip,rk3399-gmacÃþ0w úmacirq8èighfjÕfMästmmacethmac_clk_rxmac_clk_txclk_mac_refclk_mac_refoutaclk_macpclk_macß"X‰ _stmmacethí#ú ðdisabledmmc@fe3100000rockchip,rk3399-dw-mshcrockchip,rk3288-dw-mshcÃþ1@w@ðÑ€ èîMœ�äbiuciuciu-driveciu-sampleß"Xy_reset ðdisabledmmc@fe3200000rockchip,rk3399-dw-mshcrockchip,rk3288-dw-mshcÃþ2@wAðÑ€Í. ë èÎLš›äbiuciuciu-driveciu-sampleß"Xz_resetðokaytdefault‚$%&'(CM_ p)y„‘ž«¹*Å+mmc@fe330000+rockchip,rk3399-sdhci-5.1arasan,sdhci-5.1Ãþ3w Ò#N.ðÑ€èNðäclk_xinclk_ahb©emmc_cardclock¼B, Gphy_arasanß"èðokayCù"G–usb@fe380000 generic-ehciÃþ8wèÈÉ-B.Gusbðokayusb@fe3a0000 generic-ohciÃþ:wèÈÉ-B.Gusbðokayusb@fe3c0000 generic-ehciÃþ<wèÊË/B0Gusbðokayusb@fe3e0000 generic-ohciÃþ>w èÊË/B0Gusbðokaydebug@fe430000&arm,coresight-cpu-debugarm,primecellÃþCèM äapb_pclk³debug@fe432000&arm,coresight-cpu-debugarm,primecellÃþC èM äapb_pclk³debug@fe434000&arm,coresight-cpu-debugarm,primecellÃþC@èM äapb_pclk³debug@fe436000&arm,coresight-cpu-debugarm,primecellÃþC`èM äapb_pclk³debug@fe610000&arm,coresight-cpu-debugarm,primecellÃþaèL äapb_pclk³debug@fe710000&arm,coresight-cpu-debugarm,primecellÃþqèL äapb_pclk³usb@fe800000rockchip,rk3399-dwc3+Q0è�ƒöøôùGäref_clksuspend_clkbus_clkaclk_usb3_rksoc_axi_perfaclk_usb3grf_clkX% _usb3-otgðokay01usb@fe800000 snps,dwc3Ãþ€wiè�öƒärefbus_earlysuspend7hostB23Gusb2-phyusb3-phy ?utmi_wideH`�š»ß"ðokayusb@fe900000rockchip,rk3399-dwc3+Q0è‚„÷øôùGäref_clksuspend_clkbus_clkaclk_usb3_rksoc_axi_perfaclk_usb3grf_clkX& _usb3-otgðokay04usb@fe900000 snps,dwc3Ãþ�wnè‚÷„ärefbus_earlysuspend7hostB56Gusb2-phyusb3-phy ?utmi_wideH`�š»ß"ðokaydp@fec00000rockchip,rk3399-cdn-dpÃþÀw r¡.õá ë èru¡oäcore-clkpclkspdifgrfB78ß" XHJý_spdifdptxapbcoreí#Ýðokay014GÒportsport+endpoint@0Ãî9G¥endpoint@1Ãî:GŸinterrupt-controller@fee00000 arm,gic-v3Ó+Q¼PÃþàþð ÿðÿñÿòw Ginterrupt-controller@fee20000arm,gic-v3-itsþ ÃþâGppi-partitionsinterrupt-partition-0Ginterrupt-partition-1Gsaradc@ff100000rockchip,rk3399-saradcÃÿw>!èPeäsaradcapb_pclkXÔ _saradc-apb ðdisabledi2c@ff110000rockchip,rk3399-i2cÃÿA. ëÂèAU äi2cpclkw;tdefault‚;+ðokay™€32K,rt5514@57realtek,rt5514ÃWbGÏi2c@ff120000rockchip,rk3399-i2cÃÿB. ëÂèBV äi2cpclkw#tdefault‚<+ ðdisabledi2c@ff130000rockchip,rk3399-i2cÃÿC. ëÂèCW äi2cpclkw"tdefault‚=+ðokay™€32K,touchscreen@10elan,ekth3500à >w tdefault‚?@ })i2c@ff140000rockchip,rk3399-i2cÃÿD. ëÂèDX äi2cpclkw&tdefault‚AB+ðokay™€32K,trackpad@15elan,ekth3000à Cwtdefault‚DÑi2c@ff150000rockchip,rk3399-i2cÃÿE. ëÂèEY äi2cpclkw%tdefault‚E+ ðdisabledi2c@ff160000rockchip,rk3399-i2cÃÿF. ëÂèFZ äi2cpclkw$tdefault‚F+ ðdisabledserial@ff180000&rockchip,rk3399-uartsnps,dw-apb-uartÃÿèQ`äbaudclkapb_pclkwc‰“tdefault‚G ðdisabledserial@ff190000&rockchip,rk3399-uartsnps,dw-apb-uartÃÿèRaäbaudclkapb_pclkwb‰“tdefault‚H ðdisabledserial@ff1a0000&rockchip,rk3399-uartsnps,dw-apb-uartÃÿèSbäbaudclkapb_pclkwd‰“tdefault‚Iðokayserial@ff1b0000&rockchip,rk3399-uartsnps,dw-apb-uartÃÿèTcäbaudclkapb_pclkwe‰“tdefault‚J ðdisabledspi@ff1c0000(rockchip,rk3399-spirockchip,rk3066-spiÃÿèG[äspiclkapb_pclkwD K K ¥txrxtdefault‚LMNO+ðokaycr50@0 google,cr50à wtdefault‚P¯ 5spi@ff1d0000(rockchip,rk3399-spirockchip,rk3066-spiÃÿèH\äspiclkapb_pclkw5 K K ¥txrxtdefaultsleep‚QRST+ðokayÁUflash@0jedec,spi-nor€spi@ff1e0000(rockchip,rk3399-spirockchip,rk3066-spiÃÿèI]äspiclkapb_pclkw4 KK¥txrxtdefault‚VWXY+ðokayspi2@0realtek,rt5514à Cw tdefault‚Z¯˜–€ÑGÑspi@ff1f0000(rockchip,rk3399-spirockchip,rk3066-spiÃÿèJ^äspiclkapb_pclkwC KK¥txrxtdefault‚[\]^+ ðdisabledspi@ff200000(rockchip,rk3399-spirockchip,rk3066-spiÃÿ èK_äspiclkapb_pclkw„ __ ¥txrxtdefault‚`abcß"+ðokayec@0google,cros-ec-spià wtdefault‚d¯-ÆÀi2c-tunnelgoogle,cros-ec-i2c-tunnelË+sbs-battery@bsbs,sbs-batteryà Ýñextcon0google,extcon-usbc-cros-ecG1keyboard-controllergoogle,cros-ec-keyb) <DV;<=>?@A B CD}0Y1 d"#(  \V |})  Ž + ^a !%$' & + ,./-32*5 4 9    8 l j6  g ipwmgoogle,cros-ec-pwmcGÞextcon1google,extcon-usbc-cros-ecG4thermal-zonescpu-thermalnd„è’etripscpu_alert0¢ýè®ÐEpassiveGfcpu_alert1¢p®ÐEpassiveGgcpu_crit¢s®Ð Ecriticalcooling-mapsmap0¹f¾ÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿmap1¹gH¾ÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿgpu-thermalnd„è’etripsgpu_alert0¢$ø®ÐEpassiveGhgpu_crit¢s®Ð Ecriticalcooling-mapsmap0¹h ¾iÿÿÿÿÿÿÿÿtsadc@ff260000rockchip,rk3399-tsadcÃÿ&waO. q°èOdätsadcapb_pclkXè _tsadc-apbí#Ístinitdefaultsleep‚jÁkäjîðokay  Geqos@ffa58000rockchip,rk3399-qossysconÃÿ¥€ Gsqos@ffa5c000rockchip,rk3399-qossysconÃÿ¥À Gtqos@ffa60080rockchip,rk3399-qossysconÃÿ¦€ qos@ffa60100rockchip,rk3399-qossysconÃÿ¦ qos@ffa60180rockchip,rk3399-qossysconÃÿ¦€ qos@ffa70000rockchip,rk3399-qossysconÃÿ§ Gwqos@ffa70080rockchip,rk3399-qossysconÃÿ§€ Gxqos@ffa74000rockchip,rk3399-qossysconÃÿ§@ Guqos@ffa76000rockchip,rk3399-qossysconÃÿ§` Gvqos@ffa90000rockchip,rk3399-qossysconÃÿ© Gyqos@ffa98000rockchip,rk3399-qossysconÃÿ©€ Glqos@ffaa0000rockchip,rk3399-qossysconÃÿª Gzqos@ffaa0080rockchip,rk3399-qossysconÃÿª€ G{qos@ffaa8000rockchip,rk3399-qossysconÃÿª€ G|qos@ffaa8080rockchip,rk3399-qossysconÃÿª€€ G}qos@ffab0000rockchip,rk3399-qossysconÃÿ« Gmqos@ffab0080rockchip,rk3399-qossysconÃÿ«€ Gnqos@ffab8000rockchip,rk3399-qossysconÃÿ«€ Goqos@ffac0000rockchip,rk3399-qossysconÃÿ¬ Gpqos@ffac0080rockchip,rk3399-qossysconÃÿ¬€ Gqqos@ffac8000rockchip,rk3399-qossysconÃÿ¬€ G~qos@ffac8080rockchip,rk3399-qossysconÃÿ¬€€ Gqos@ffad0000rockchip,rk3399-qossysconÃÿ­ G€qos@ffad8080rockchip,rk3399-qossysconÃÿ­€€ qos@ffae0000rockchip,rk3399-qossysconÃÿ® Grpower-management@ff310000&rockchip,rk3399-pmusysconsimple-mfdÃÿ1power-controller!rockchip,rk3399-power-controller 6+G"power-domain@34Ã"èáÝ Jl 6power-domain@33Ã!èÜå Jmn 6power-domain@31Ãèëê Jo 6power-domain@32à  èí쟞 Jpq 6power-domain@35Ã#èÐ Jr 6power-domain@25Ãèl 6power-domain@23Ãèð Js 6power-domain@22ÃèÕf Jt 6power-domain@27ÃèÎL Ju 6power-domain@28Ãèî Jv 6power-domain@8Ãè~} 6power-domain@9à è€ 6power-domain@24Ãèô Jwx 6power-domain@15à 6+power-domain@21ÃèÞçr Jy 6power-domain@19Ãèåß Jz{ 6power-domain@20Ãèæà J|} 6power-domain@16à 6+power-domain@17ÃèÙÙ J~ 6power-domain@18ÃèÛÛ J€ 6syscon@ff320000)rockchip,rk3399-pmugrfsysconsimple-mfdÃÿ2Gio-domains&rockchip,rk3399-pmu-io-voltage-domainðokay Q�spi@ff350000(rockchip,rk3399-spirockchip,rk3066-spiÃÿ5è‚‚äspiclkapb_pclkw<tdefault‚ƒ„…†+ ðdisabledserial@ff370000&rockchip,rk3399-uartsnps,dw-apb-uartÃÿ7è‚‚"äbaudclkapb_pclkwf‰“tdefault‚‡ ðdisabledi2c@ff3c0000rockchip,rk3399-i2cÃÿ<‚ . ëÂè‚ ‚ äi2cpclkw9tdefault‚ˆ+ ðdisabledi2c@ff3d0000rockchip,rk3399-i2cÃÿ=‚ . ëÂè‚ ‚ äi2cpclkw8tdefault‚‰+ ðdisabledi2c@ff3e0000rockchip,rk3399-i2cÃÿ>‚ . ëÂè‚ ‚ äi2cpclkw:tdefault‚Š+ðokay™€32K,da7219@1a dlg,da7219à CwèYämclk ` ( pdifftdefault‚‹ ƒ� ŽŒ œ�GÐda7219_aad © º Æ2 Òô â ó32ms_64ms    & 6! F>pwm@ff420000(rockchip,rk3399-pwmrockchip,rk3288-pwmÃÿBctdefault‚�è‚ðokayGÆpwm@ff420010(rockchip,rk3399-pwmrockchip,rk3288-pwmÃÿBctdefault‚Žè‚ðokayGÂpwm@ff420020(rockchip,rk3399-pwmrockchip,rk3288-pwmÃÿB ctdefault‚�è‚ðokayGÄpwm@ff420030(rockchip,rk3399-pwmrockchip,rk3288-pwmÃÿB0ctdefault‚�è‚ðokayGÔdfi@ff630000Ãÿc@rockchip,rk3399-dfiÈwƒèy äpclk_ddr_monðokayGvideo-codec@ff650000rockchip,rk3399-vpuÃÿe wrq úvepuvdpuèëê äaclkhclk X‘ß"iommu@ff650800rockchip,iommuÃÿe@wsèëê äaclkiface _ß"G‘video-codec@ff660000rockchip,rk3399-vdecÃÿf€wt èí쟞äaxiahbcabaccore X’ß" iommu@ff660480rockchip,iommu Ãÿf€@ÿfÀ@wuèíì äaclkifaceß"  _G’iommu@ff670800rockchip,iommuÃÿg@w*èáÝ äaclkiface _ ðdisabledrga@ff680000rockchip,rk3399-rgaÃÿhw7èÜåmäaclkhclksclkXjgi _coreaxiahbß"!efuse@ff690000rockchip,rk3399-efuseÃÿi€+è} äpclk_efusecpu-id@7Ãcpu-leakage@17Ãgpu-leakage@18Ãcenter-leakage@19Ãcpu-leakage@1aÃlogic-leakage@1bÃwafer-info@1cÃdma-controller@ff6d0000arm,pl330arm,primecellÃÿm@ w l wèÓ äapb_pclkG_dma-controller@ff6e0000arm,pl330arm,primecellÃÿn@ w l wèÔ äapb_pclkGKclock-controller@ff750000rockchip,rk3399-pmucruÃÿuè“äxin24mí¼ Ž‚.(JñG‚clock-controller@ff760000rockchip,rk3399-cruÃÿvè“äxin24mí#¼ Ž€ÀÀ@ÂÁBÉÂCãÞx@.#ÃF/¯;šÊðÑ€xhÀ<4`õáõáúð€/¯õáúð€ׄׄ ë ëÂGsyscon@ff770000&rockchip,rk3399-grfsysconsimple-mfdÃÿw+G#io-domains"rockchip,rk3399-io-voltage-domainðokay ›” ¨� µ• Å+mipi-dphy-rx0rockchip,rk3399-mipi-dphy-rx0èw¥oädphy-refdphy-cfggrfß" Ò ðdisabledG§usb2phy@e450rockchip,rk3399-usb2phyÃäPè{äphyclk¼©clk_usbphy0_480mðokayG-host-port Òw úlinestateðokayG.otg-port Ò0wghjúotg-bvalidotg-idlinestateðokayG2usb2phy@e460rockchip,rk3399-usb2phyÃä`è|äphyclk¼©clk_usbphy1_480mðokayG/host-port Òw úlinestateðokayG0otg-port Ò0wlmoúotg-bvalidotg-idlinestateðokayG5phy@f780rockchip,rk3399-emmc-phyÃ÷€$è–äemmcclk Ý2 ÒðokayG,pcie-phyrockchip,rk3399-pcie-phyèŠärefclk ÒX‡_phyðokayGphy@ff7c0000rockchip,rk3399-typec-phyÃÿ|è~}ätcpdcoretcpdphy-ref~.úð€ß"X•”L_uphyuphy-pipeuphy-tcphyí#ðokay01dp-port ÒG7usb3-port ÒG3phy@ff800000rockchip,rk3399-typec-phyÃÿ€è€ätcpdcoretcpdphy-ref€.úð€ß" X�œM_uphyuphy-pipeuphy-tcphyí#ðokay04dp-port ÒG8usb3-port ÒG6watchdog@ff848000 rockchip,rk3399-wdtsnps,dw-wdtÃÿ„€è|wxrktimer@ff850000rockchip,rk3399-timerÃÿ…wQèhZ äpclktimerspdif@ff870000rockchip,rk3399-spdifÃÿ‡wB _¥tx ämclkhclkèU×ß"ÝðokayGÍi2s@ff880000(rockchip,rk3399-i2srockchip,rk3066-i2sÃÿˆí#w' __¥txrxäi2s_clki2s_hclkèVÔtbclk_onbclk_off‚—Á˜ß"ÝðokayGÌi2s@ff890000(rockchip,rk3399-i2srockchip,rk3066-i2sÃÿ‰w( __¥txrxäi2s_clki2s_hclkèWÕtdefault‚™ß"Ý ðdisabledi2s@ff8a0000(rockchip,rk3399-i2srockchip,rk3066-i2sÃÿŠw) __¥txrxäi2s_clki2s_hclkèXÖß"Ý ðdisabledGªvop@ff8f0000rockchip,rk3399-vop-lit Ãÿ� ÿ� wwÛÛ.ׄõáèÛµÛäaclk_vopdclk_vophclk_vop Xšß"X _axiahbdclkðokayport+Gendpoint@0Ãî›G¯endpoint@1ÃîœG´endpoint@2Ãî�G­endpoint@3ÃîžG±endpoint@4ÃîŸG:iommu@ff8f3f00rockchip,iommuÃÿ�?wwèÛÛ äaclkifaceß" _ðokayGšvop@ff900000rockchip,rk3399-vop-big Ãÿ� ÿ� wvÙÙ.ׄõáèÙ´Ùäaclk_vopdclk_vophclk_vop X ß"X _axiahbdclkðokayport+Gendpoint@0Ãî¡G³endpoint@1Ãî¢G®endpoint@2Ãî£G¬endpoint@3Ãî¤G°endpoint@4Ãî¥G9iommu@ff903f00rockchip,iommuÃÿ�?wvèÙÙ äaclkifaceß" _ðokayG isp0@ff910000rockchip,rk3399-cif-ispÃÿ‘@w+ènéãäispaclkhclk X¦B§Gdphyß" ðdisabledports+port@0Ã+iommu@ff914000rockchip,iommu Ãÿ‘@ÿ‘Pw+èéã äaclkiface _ß" ñG¦isp1@ff920000rockchip,rk3399-cif-ispÃÿ’@w,èoêääispaclkhclk X¨B©Gdphyß" ðdisabledports+port@0Ã+iommu@ff924000rockchip,iommu Ãÿ’@ÿ’Pw,èêä äaclkiface _ß" ñG¨hdmi-soundsimple-audio-card i2s % ?hdmi-sound ðdisabledsimple-audio-card,cpu Vªsimple-audio-card,codec V«hdmi@ff940000rockchip,rk3399-dw-hdmiÃÿ”“w(ètqpoäiahbisfrcecgrfrefß"í#Ý ðdisabledG«ports+port@0Ã+endpoint@0Ãî¬G£endpoint@1Ãî­G�port@1Ãmipi@ff960000*rockchip,rk3399-mipi-dsisnps,dw-mipi-dsiÃÿ–€w- è¢p£oärefpclkphy_cfggrfß"Xû_apbí#+ ðdisabledports+port@0Ã+endpoint@0Ãî®G¢endpoint@1Ãî¯G›mipi@ff968000*rockchip,rk3399-mipi-dsisnps,dw-mipi-dsiÃÿ–€€w. è¢q¤oärefpclkphy_cfggrfß"Xü_apbí#+ Ò ðdisabledG©ports+port@0Ã+endpoint@0Ãî°G¤endpoint@1Ãî±Gžedp@ff970000rockchip,rk3399-edpÃÿ—€w èjlo ädppclkgrftdefault‚²ß"X_dpí#ðokayj.n6ports+port@0Ã+endpoint@0Ãî³G¡endpoint@1Ãî´Gœport@1Ã+endpoint@0ÃîµGágpu@ff9a0000#rockchip,rk3399-maliarm,mali-t860Ãÿš0w újobmmugpuèÐïß"#ðokay(¶ `·Gipinctrlrockchip,rk3399-pinctrlí#È+Qtdefault‚¸¹gpio@ff720000rockchip,gpio-bankÃÿrè‚w l |¼Ó´ ˆAP_RTC_CLK_INEC_AP_INT_LPP1800_AUDIO_ENBT_HOST_WAKE_LWLAN_MODULE_PD_LH1_INT_OD_LCENTERLOGIC_DVS_PWMWIFI_HOST_WAKE_LPMUIO2_33_18_LPP1500_ENAP_EC_WARM_RESET_REQPP3000_ENG gpio@ff730000rockchip,gpio-bankÃÿsè‚w l |¼Ó% ˆSPK_PA_ENTRACKPAD_INT_LAP_EC_S3_S0_LAP_EC_OVERTEMPAP_SPI_FLASH_MISOAP_SPI_FLASH_MOSI_RAP_SPI_FLASH_CLK_RAP_SPI_FLASH_CS_L_RWLAN_MODULE_RESET_LWIFI_DISABLE_LMIC_INTAP_I2C_DVS_SDAAP_I2C_DVS_SCLAP_BL_ENAP_FLASH_WPLITCPU_DVS_PWMAP_I2C_AUDIO_SDAAP_I2C_AUDIO_SCLHEADSET_INT_LGCgpio@ff780000rockchip,gpio-bankÃÿxèPw l |¼Ó� ˆSD_IO_PWR_ENAP_SPI_EC_MISOAP_SPI_EC_MOSIAP_SPI_EC_CLKAP_SPI_EC_CS_LBT_DEV_WAKE_LWIFI_PCIE_CLKREQ_LWIFI_PERST_LSD_PWR_3000_1800_LGgpio@ff788000rockchip,gpio-bankÃÿx€èQw l |¼Óæ ˆAP_SPI_TPM_MISOAP_SPI_TPM_MOSI_RAP_SPI_TPM_CLK_RAP_SPI_TPM_CS_L_REC_IN_RWAP_I2C_TP_SDAAP_I2C_TP_SCLAP_I2C_TP_PU_ENTOUCH_INT_LI2S0_SCLKI2S0_LRCK_RXI2S0_LRCK_TXI2S0_SDI_0I2S0_SDI_1I2S0_SDO_1I2S0_SDO_0G>gpio@ff790000rockchip,gpio-bankÃÿyèRw l |¼Óâ ˆI2S_MCLKAP_I2C_MIC_SDAAP_I2C_MIC_SCLAP_I2C_TS_SDAAP_I2C_TS_SCLGPU_DVS_PWMUART_DBG_TX_AP_RXUART_AP_TX_DBG_RXBIGCPU_DVS_PWMEDP_HPD_3V0SD_CARD_DET_LUSB_DP_HPDTOUCH_RESET_LPP3300_DISP_ENSD_SLOT_PWR_ENG)pcfg-pull-up ˜G½pcfg-pull-down ¥G¿pcfg-pull-none ´Gºpcfg-pull-none-12ma ´ Á G¼pcfg-pull-none-13ma ´ Á G»pcfg-pull-none-18ma ´ Ápcfg-pull-none-20ma ´ Ápcfg-pull-up-2ma ˜ Ápcfg-pull-up-8ma ˜ Ápcfg-pull-up-18ma ˜ Ápcfg-pull-up-20ma ˜ Ápcfg-pull-down-4ma ¥ Ápcfg-pull-down-8ma ¥ Ápcfg-pull-down-12ma ¥ Á pcfg-pull-down-18ma ¥ Ápcfg-pull-down-20ma ¥ Ápcfg-output-high ÐGÀpcfg-output-low Üpcfg-input-enable çpcfg-input-pull-up ç ˜pcfg-input-pull-down ç ¥clockclk-32k ôºG¹cifcif-clkin ô ºcif-clkouta ô ºedpedp-hpd ôºG²gmacrgmii-pinsð ô»º º » º ºººº»»ºº»»rmii-pins  ô º » º º ºººº»»i2c0i2c0-xfer ôººGˆi2c1i2c1-xfer ôººG;i2c2i2c2-xfer ô¼¼G<i2c3i2c3-xfer ôººG=i2c4i2c4-xfer ô º ºG‰i2c5i2c5-xfer ô º ºGAi2c6i2c6-xfer ô º ºGEi2c7i2c7-xfer ôººGFi2c8i2c8-xfer ôººGŠi2s0i2s0-2ch-bus` ôººººººi2s0-2ch-bus-bclk-off` ôººººººi2s0-8ch-bus� ôºººººººººG—i2s0-8ch-bus-bclk-off� ôºººººººººG˜i2s1i2s1-2ch-busP ôºººººG™i2s1-2ch-bus-bclk-offP ôºººººsdio0sdio0-bus1 ô½sdio0-bus4@ ô½½½½sdio0-cmd ô½sdio0-clk ôºsdio0-cd ô½sdio0-pwr ô½sdio0-bkpwr ô½sdio0-wp ô½sdio0-int ô½sdmmcsdmmc-bus1 ô½sdmmc-bus4@ ô¾ ¾ ¾ ¾G(sdmmc-clk ô ¾G$sdmmc-cmd ô ¾G%sdmmc-cd ôºG&sdmmc-wp ô½sdmmc-cd-pin ôºG'suspendap-pwroff ôºG¸ddrio-pwroff ôºspdifspdif-bus ôºspdif-bus-1 ôºspi0spi0-clk ô½GLspi0-cs0 ô½GOspi0-cs1 ô½spi0-tx ô½GMspi0-rx ô½GNspi1spi1-clk ô ½GQspi1-cs0 ô ½GTspi1-rx ô½GSspi1-tx ô½GRspi1-sleep@ ô ¿ ¿¿¿GUspi2spi2-clk ô ½GVspi2-cs0 ô ½GYspi2-rx ô ½GXspi2-tx ô ½GWspi3spi3-clk ô½Gƒspi3-cs0 ô½G†spi3-rx ô½G…spi3-tx ô½G„spi4spi4-clk ô½G[spi4-cs0 ô½G^spi4-rx ô½G]spi4-tx ô½G\spi5spi5-clk ô½G`spi5-cs0 ô½Gcspi5-rx ô½Gbspi5-tx ô½Gatestclktest-clkout0 ôºtest-clkout1 ôºtest-clkout2 ôºtsadcotp-pin ôºGjotp-out ôºGkuart0uart0-xfer ô½ºGGuart0-cts ôºuart0-rts ôºuart1uart1-xfer ô ½ ºGHuart2auart2a-xfer ô½ ºuart2buart2b-xfer ô½ºuart2cuart2c-xfer ô½ºGIuart3uart3-xfer ô½ºGJuart3-cts ôºuart3-rts ôºuart4uart4-xfer ô½ºG‡uarthdcpuarthdcp-xfer ô½ºpwm0pwm0-pin ôºG�pwm0-pin-pull-down ô¿vop0-pwm-pin ôºvop1-pwm-pin ôºpwm1pwm1-pin ôºGŽpwm1-pin-pull-down ô¿pwm2pwm2-pin ôºG�pwm2-pin-pull-down ô¿pwm3apwm3a-pin ôºG�pwm3bpwm3b-pin ôºhdmihdmi-i2c-xfer ôººhdmi-cec ôºpciepci-clkreqn-cpm ôºGpci-clkreqnb-cpm ôºpcfg-pull-none-8ma ´ ÁG¾backlight-enablebl-en ôºGÝcros-ecec-ap-int-l ô½Gddiscrete-regulatorssd-io-pwr-en ôºGÉsd-pwr-1800-sel ôºGÊsd-slot-pwr-en ôºGÈpp1500-en ô ºGØpp1800-audio-en ô¿GÖpp3000-en ô ºGÓpp3300-disp-en ôºGÙwlan-module-pd-l ô¿G×codecheadset-int-l ôºG‹mic-int ô ¿GZmax98357asdmode-en ô¿GËtouchscreentouch-int-l ô ½G?touch-reset-l ôºG@trackpadap-i2c-tp-pu-en ô ÀGBtrackpad-int-l ô½GDwifiwlan-module-reset-l ô ºGÚbt-host-wake-l ô½Gßwifi-perst-l ôºGwlan-host-wake-l ô½G!write-protectap-fw-wp ô½tpmh1-int-od-l ô½GPopp-table-0operating-points-v2 G opp00 Q–  5 "œ@opp01 #ÃF  –¨opp02 0£,  øPopp03 <Ü  » opp04 G†Œ à˜opp05 Tfr Èà 3opp06 ZJ Œ0opp-table-1operating-points-v2 G opp00 Q–  5 "œ@opp01 #ÃF  5opp02 0£,  –¨opp03 <Ü  øPopp04 G†Œ  » opp05 Tfr à˜opp06 _Ø" � 3opp07 kIÒ Œ0opp08 x)¸ Ðopp-table-2operating-points-v2G¶opp00 ë  5opp01 ³Ü@  5opp02 ׄ  –¨opp03 Íe  øPopp04 #ÃF Hopp05 /¯ g8opp-table-3operating-points-v2Gopp00 ׄ  » opp01 '²Z€  » opp02 /¯  » opp03 7P( H 3chosen ?serial2:115200n8ppvar-sysregulator-fixed Kppvar_sys Z nGÁpp1200-lpddrregulator-fixed Kpp1200_lpddr Z n €O€ ˜O€ °Ápp1800regulator-fixed Kpp1800 Z n €w@ ˜w@ °ÁG�pp3300regulator-fixed Kpp3300 Z n €2Z  ˜2Z  °ÁGŒpp5000regulator-fixed Kpp5000 Z n €LK@ ˜LK@ °Áppvar-bigcpu-pwmpwm-regulator Kppvar_bigcpu_pwm »Â  ÀÁ Ëd ßd Z n € 5k ˜ÞØGÃppvar-bigcpuvctrl-regulator Kppvar_bigcpu € 5k ˜ÞØ òà þ 5kÞØ B /á BGppvar-litcpu-pwmpwm-regulator Kppvar_litcpu_pwm »Ä  ÀÁ Ëd ßd Z n € ,/ ˜ô½GÅppvar-litcpuvctrl-regulator Kppvar_litcpu € ,/ ˜ô½ òÅ þ ,/ô½ € /á BG ppvar-gpu-pwmpwm-regulator Kppvar_gpu_pwm »Æ  ÀÁ Ëd ßd Z n € ÿÐ ˜”ÓGÇppvar-gpuvctrl-regulator Kppvar_gpu € ÿÐ ˜”Ó òÇ þ ÿÐ”Ó † /á BG·pp900-apregulator-fixed Kpp900_ap Z n € »  ˜ »  °ÁGpp3000-sd-slotregulator-fixed Kpp3000_sd_slottdefault‚È X k) °•G*ppvar-sd-card-ioregulator-gpio Kppvar_sd_card_iotdefault‚ÉÊ X p n!w@-ÆÀ €w@ ˜-ÆÀG+pp3300-trackpadap-rtc-clk fixed-clock™€©xin32k¼max98357amaxim,max98357atdefault‚Ë |C ‰ÝðokayGÎsoundrockchip,rk3399-gru-sound –ÌÍ £ÎÏÐÑÒpp3000regulator-fixed Kpp3000tdefault‚Ó X k  Z n €-ÆÀ ˜-ÆÀ °ÁG•ppvar-centerlogic-pwmpwm-regulator Kppvar_centerlogic_pwm »Ô  ÀÁ Ëd ßd Z n € 2Ê ˜EGÕppvar-centerlogicvctrl-regulator Kppvar_centerlogic € 2Ê ˜E òÕ þ 2ÊE z /á BGppvar-logicregulator-fixed Kppvar_logic Z n € »  ˜ »  °Ápp1800-audioregulator-fixed Kpp1800_audiotdefault‚Ö X k  Z n °�G”pp1800-pcieregulator-fixed Kpp1800_pcietdefault‚× X k  ²@ °�GÛpp1500-ap-ioregulator-fixed Kpp1500_ap_iotdefault‚Ø X k  Z n €ã` ˜ã` °�pp3300-dispregulator-fixed Kpp3300_disptdefault‚Ù X k) ÎÐ °ŒGÜpp3300-wifi-btregulator-fixed Kpp3300_wifi_bt X k  °ŒGwlan-pd-nregulator-fixed Kwlan_pd_ntdefault‚Ú X kC  °ÛGbacklightpwm-backlight ßC ìÜtdefault‚Ý ù' »ÞGàgpio-keys gpio-keystdefault‚ßkey-wake-on-btWake-on-Bluetooth n  �Ñedp-panelboe,nv101wxmn51à ìÜportendpointîáGµ compatibleinterrupt-parent#address-cells#size-cellsmodelchassis-typeethernet0i2c0i2c1i2c2i2c3i2c4i2c5i2c6i2c7i2c8serial0serial1serial2serial3serial4mmc0mmc1cpudevice_typeregenable-methodcapacity-dmips-mhzclocks#cooling-cellsdynamic-power-coefficientcpu-idle-statesoperating-points-v2cpu-supplyphandleduration-usexit-latency-usentry-methodlocal-timer-stoparm,psci-suspend-paramentry-latency-usmin-residency-usportsrockchip,pmudevfreq-eventsclock-namesstatusrockchip,pd-idle-nsrockchip,sr-idle-nsrockchip,sr-mc-gate-idle-nsrockchip,srpd-lite-idle-nsrockchip,standby-idle-nsrockchip,ddr3_odt_dis_freqrockchip,lpddr3_odt_dis_freqrockchip,lpddr4_odt_dis_freqrockchip,sr-mc-gate-idle-dis-freq-hzrockchip,srpd-lite-idle-dis-freq-hzrockchip,standby-idle-dis-freq-hzcenter-supplyrockchip,pd-idle-dis-freq-hzrockchip,sr-idle-dis-freq-hzinterruptsarm,no-tick-in-suspendclock-frequencyclock-output-names#clock-cellsreg-names#interrupt-cellsaspm-no-l0sbus-rangeinterrupt-namesinterrupt-map-maskinterrupt-mapmax-link-speedmsi-mapphysphy-namesrangesresetsreset-namesep-gpiospinctrl-namespinctrl-0vpcie3v3-supplyvpcie1v8-supplyvpcie0v9-supplyinterrupt-controllerwakeup-sourcepower-domainsrockchip,grfsnps,txpblmax-frequencyfifo-depthassigned-clocksassigned-clock-ratesbus-widthcap-mmc-highspeedcap-sd-highspeedcd-gpiosdisable-wpsd-uhs-sdr12sd-uhs-sdr25sd-uhs-sdr50sd-uhs-sdr104vmmc-supplyvqmmc-supplyarasan,soc-ctl-syscondisable-cqe-dcmdmmc-hs400-1_8vmmc-hs400-enhanced-strobenon-removableextcondr_modephy_typesnps,dis_enblslpm_quirksnps,dis-u2-freeclk-exists-quirksnps,dis_u2_susphy_quirksnps,dis-del-phy-power-chg-quirksnps,dis-tx-ipgap-linecheck-quirk#sound-dai-cellsremote-endpointmsi-controller#msi-cellsaffinity#io-channel-cellsi2c-scl-falling-time-nsi2c-scl-rising-time-nsrealtek,dmic-init-delay-msreset-gpiosreg-shiftreg-io-widthdmasdma-namesspi-max-frequencypinctrl-1google,remote-bussbs,i2c-retry-countsbs,poll-retry-countgoogle,usb-port-idkeypad,num-rowskeypad,num-columnsgoogle,needs-ghost-filterlinux,keymap#pwm-cellspolling-delay-passivepolling-delaythermal-sensorstemperaturehysteresistripcooling-devicerockchip,hw-tshut-temppinctrl-2#thermal-sensor-cellsrockchip,hw-tshut-moderockchip,hw-tshut-polarity#power-domain-cellspm_qospmu1830-supplydlg,micbias-lvldlg,mic-amp-in-selVDD-supplyVDDMIC-supplyVDDIO-supplydlg,adc-1bit-rptdlg,btn-avgdlg,btn-cfgdlg,mic-det-thrdlg,jack-ins-debdlg,jack-det-ratedlg,jack-rem-debdlg,a-d-btn-thrdlg,d-b-btn-thrdlg,b-c-btn-thrdlg,c-mic-btn-thriommus#iommu-cells#dma-cellsarm,pl330-periph-burst#reset-cellsaudio-supplybt656-supplygpio1830-supplysdmmc-supply#phy-cellsdrive-impedance-ohmrockchip,disable-mmu-resetsimple-audio-card,formatsimple-audio-card,mclk-fssimple-audio-card,namesound-daimali-supplygpio-controller#gpio-cellsgpio-line-namesbias-pull-upbias-pull-downbias-disabledrive-strengthoutput-highoutput-lowinput-enablerockchip,pinsopp-sharedopp-hzopp-microvoltclock-latency-nsopp-suspendstdout-pathregulator-nameregulator-always-onregulator-boot-onregulator-min-microvoltregulator-max-microvoltvin-supplypwmspwm-supplypwm-dutycycle-rangepwm-dutycycle-unitctrl-supplyctrl-voltage-rangeregulator-settling-time-up-usmin-slew-down-rateovp-threshold-percentenable-active-highgpioenable-gpiosdmode-gpiossdmode-delayrockchip,cpurockchip,codecregulator-enable-ramp-delaystartup-delay-usenable-gpiospower-supplypwm-delay-uslabellinux,codebacklight