Ð þíÔÀ8É0( �Èø 6,pine64,soquartz-cm4iopine64,soquartzrockchip,rk356617Pine64 RK3566 SoQuartz with CM4-IO Carrier Boardaliases=/pinctrl/gpio@fdd60000C/pinctrl/gpio@fe740000I/pinctrl/gpio@fe750000O/pinctrl/gpio@fe760000U/pinctrl/gpio@fe770000[/i2c@fdd40000`/i2c@fe5a0000e/i2c@fe5b0000j/i2c@fe5c0000o/i2c@fe5d0000t/i2c@fe5e0000y/serial@fdd50000�/serial@fe650000‰/serial@fe660000‘/serial@fe670000™/serial@fe680000¡/serial@fe690000©/serial@fe6a0000±/serial@fe6b0000¹/serial@fe6c0000Á/serial@fe6d0000É/spi@fe610000Î/spi@fe620000Ó/spi@fe630000Ø/spi@fe640000Ý/ethernet@fe010000ç/mmc@fe2b0000ì/mmc@fe310000ñ/mmc@fe2c0000cpus cpu@0öcpu,arm,cortex-a55 psci*>I cpu@100öcpu,arm,cortex-a55 psci*>I cpu@200öcpu,arm,cortex-a55 psci*>I cpu@300öcpu,arm,cortex-a55 psci*>I opp-table-0,operating-points-v2QIopp-408000000\Q– c »  » Œ0qœ@opp-600000000\#ÃF c »  » Œ0opp-816000000\0£, c »  » Œ0‚opp-1104000000\AÍ´ c »  » Œ0opp-1416000000\Tfr c »  » Œ0opp-1608000000\_Ø" cà˜à˜Œ0opp-1800000000\kIÒ c��Œ0display-subsystem,rockchip,display-subsystemŽfirmwarescmi ,arm,scmi-smc”‚Ÿ protocol@14¥Iopp-table-1,operating-points-v2I@opp-200000000\ ëÂc –¨opp-300000000\á£c –¨opp-400000000\ׄc –¨opp-600000000\#ÃFc –¨opp-700000000\)¹'c » opp-800000000\/¯cB@hdmi-sound,simple-audio-card²HDMIÉi2sâüokaysimple-audio-card,codecsimple-audio-card,cpupmu,arm,cortex-a55-pmu0 äåæç psci ,arm,psci-1.0#smctimer,arm,armv8-timer0    +xin24m ,fixed-clockBn6Rxin24m¥Ixin32k ,fixed-clockB€Rxin32ke odefault¥sram@10f000 ,mmio-sramð }ðsram@0,arm,scmi-shmemIsata@fc400000',rockchip,rk3568-dwc-ahcisnps,dwc-ahciü@›œ�„satapmaliverxoob  _� •sata-phyŸ± üdisabledsata@fc800000',rockchip,rk3568-dwc-ahcisnps,dwc-ahciü€ ¡¢„satapmaliverxoob  `� •sata-phyŸ± üdisabledusb@fcc00000,rockchip,rk3568-dwc3snps,dwc3üÀ@  ©¦§¥„ref_clksuspend_clkbus_clk¿otg Çutmi_wide±Ð”×üokay� •usb2-phyð ÷high-speedusb@fd000000,rockchip,rk3568-dwc3snps,dwc3ý@  ª©ª¨„ref_clksuspend_clkbus_clk¿host �•usb2-phyusb3-phy Çutmi_wide±Ð•× üdisabledinterrupt-controller@fd400000 ,arm,gic-v3 ý@ýF   +ýA5(@Iusb@fd800000 ,generic-ehciý€  ‚½¾¼�•usb üdisabledusb@fd840000 ,generic-ohciý„  ƒ½¾¼�•usb üdisabledusb@fd880000 ,generic-ehciýˆ  …¿À¼�•usb üdisabledusb@fd8c0000 ,generic-ohciýŒ  †¿À¼�•usb üdisabledsyscon@fdc20000),rockchip,rk3568-pmugrfsysconsimple-mfdýÂIºio-domains&,rockchip,rk3568-pmu-io-voltage-domainüokayO]ky‡•£±¿syscon@fdc50000ýÅ ,rockchip,rk3566-pipe-grfsysconI´syscon@fdc60000&,rockchip,rk3568-grfsysconsimple-mfdýÆIsyscon@fdc80000$,rockchip,rk3568-pipe-phy-grfsysconýÈIµsyscon@fdc90000$,rockchip,rk3568-pipe-phy-grfsysconýÉI¶syscon@fdca0000#,rockchip,rk3568-usb2phy-grfsysconýÊ€I·syscon@fdca8000#,rockchip,rk3568-usb2phy-grfsysconýÊ€€I¹clock-controller@fdd00000,rockchip,rk3568-pmucruýÐ¥ÍIclock-controller@fdd20000,rockchip,rk3568-cruýÒ„xin24m¥ÍÚêG†Œ ëÂÿIi2c@fdd40000(,rockchip,rk3568-i2crockchip,rk3399-i2cýÔ  .- „i2cpclkeodefault üokayregulator@1c ,tcs,tcs4525 )vdd_cpu8 5PŒ0hü}‘£Iregulator-state-mem®pmic@20,rockchip,rk809   ¥Rrk808-clkout1rk808-clkout2odefaulte!Çèö""""&"2">"J"V"I“regulatorsDCDC_REG1 )vdd_logic}‘8¡ P™pb » hq{regulator-state-mem’ª » DCDC_REG2)vdd_gpu}‘8¡ P™pb » hq{IAregulator-state-mem®DCDC_REG3}‘{)vcc_ddrregulator-state-mem’DCDC_REG4}‘8¡ P™pb » {)vdd_npuregulator-state-mem®DCDC_REG5)vcc_1v8}‘8w@Pw@Iregulator-state-mem’ªw@LDO_REG1}‘8 » P » )vdda0v9_imageIVregulator-state-mem’ª » LDO_REG2}‘8 » P »  )vdda_0v9regulator-state-mem®LDO_REG3}‘8 » P »  )vdda0v9_pmuregulator-state-mem’ª » LDO_REG4}‘82Z P2Z  )vccio_acodecregulator-state-mem®LDO_REG5}‘8w@P2Z  )vccio_sdIregulator-state-mem®LDO_REG6}‘82Z P2Z  )vcc3v3_pmuIregulator-state-mem’ª2Z LDO_REG7}‘8w@Pw@ )vcca_1v8I§regulator-state-mem®LDO_REG8}‘8w@Pw@ )vcca1v8_pmuI˜regulator-state-mem®LDO_REG9}‘8w@Pw@)vcca1v8_imageIWregulator-state-mem®SWITCH_REG1)vcc_3v3Iregulator-state-mem®SWITCH_REG2 )vcc3v3_sd üdisabledregulator-state-mem’serial@fdd50000&,rockchip,rk3568-uartsnps,dw-apb-uartýÕ  t ,„baudclkapb_pclkÆ##e$odefaultËØ üdisabledpwm@fdd70000(,rockchip,rk3568-pwmrockchip,rk3328-pwmý× 0 „pwmpclke%odefaultâ üdisabledpwm@fdd70010(,rockchip,rk3568-pwmrockchip,rk3328-pwmý× 0 „pwmpclke&odefaultâ üdisabledpwm@fdd70020(,rockchip,rk3568-pwmrockchip,rk3328-pwmý×  0 „pwmpclke'odefaultâ üdisabledpwm@fdd70030(,rockchip,rk3568-pwmrockchip,rk3328-pwmý×0 0 „pwmpclke(odefaultâ üdisabledpower-management@fdd90000&,rockchip,rk3568-pmusysconsimple-mfdýÙpower-controller!,rockchip,rk3568-power-controllerí Ipower-domain@7)ípower-domain@8ÌÍ *+,ípower-domain@9 ÚÛÜ -./ípower-domain@10 ñò012345ípower-domain@11 í6ípower-domain@13 7ípower-domain@14 89:ípower-domain@15;<=>?ígpu@fde60000&,rockchip,rk3568-maliarm,mali-bifrostýæ@$ ()' jobmmugpu„gpubus *@±üokayAI¤video-codec@fdea0400,rockchip,rk3568-vpuýê  ‹vdpuîï „aclkhclk$B± iommu@fdea0800,rockchip,rk3568-iommuýê@  Š „aclkifaceîï± +IBvideo-codec@fdee0000,rockchip,rk3568-vepuýî  @ýþ „aclkhclk$C± iommu@fdee0800,rockchip,rk3568-iommuýî@  ?ýþ „aclkiface± +ICmmc@fe0000000,rockchip,rk3568-dw-mshcrockchip,rk3288-dw-mshcþ@  d ÁÂŽ�„biuciuciu-driveciu-sample8CðÑ€ÐëQreset üdisabledethernet@fe010000&,rockchip,rk3568-gmacsnps,dwmac-4.20aþ macirqeth_wake_irq@†‰‰ÇÃĉÈW„stmmacethmac_clk_rxmac_clk_txclk_mac_refoutaclk_macpclk_macclk_mac_speedptp_refÐì Qstmmacethÿ]Dm~E‘F¤üokayÚ‰‡†­‡†GÄinputÑÜrgmiiodefaulteHIJKLM å õ  N †  0)2Nmdio,snps,dwmac-mdio ethernet-phy@0,ethernet-phy-ieee802.3-c22üokayINstmmac-axi-config=GWIDrx-queues-configgIEqueue0tx-queues-config}IFqueue0vop@fe040000 þ0þ@“vopgamma-lut  ”(ÝÞßàá%„aclkhclkdclk_vp0dclk_vp1dclk_vp2$O± ÿüokay,rockchip,rk3566-vopÚßà­ports Iport@0 endpoint@2�PIXport@1 port@2 iommu@fe043e00,rockchip,rk3568-iommu þ>þ?  ”ÝÞ „aclkiface+± üokayIOdsi@fe060000*,rockchip,rk3568-mipi-dsisnps,dw-mipi-dsiþ  D „pclkhclkèÚ•dphy�Q± QapbÐÿ üdisabledports port@0port@1dsi@fe070000*,rockchip,rk3568-mipi-dsisnps,dw-mipi-dsiþ  E „pclkhclkéÚ•dphy�R± QapbÐÿ üdisabledports port@0port@1hdmi@fe0a0000,rockchip,rk3568-dw-hdmiþ   -(æç“(Ú„iahbisfrcecrefodefault eSTU± Ëÿ­üokay¾VÎWIports port@0endpoint�XIPport@1endpoint�YIÄqos@fe128000,rockchip,rk3568-qossysconþ€ I)qos@fe138080,rockchip,rk3568-qossysconþ€€ I8qos@fe138100,rockchip,rk3568-qossysconþ� I9qos@fe138180,rockchip,rk3568-qossysconþ�€ I:qos@fe148000,rockchip,rk3568-qossysconþ€ I*qos@fe148080,rockchip,rk3568-qossysconþ€€ I+qos@fe148100,rockchip,rk3568-qossysconþ� I,qos@fe150000,rockchip,rk3568-qossysconþ I6qos@fe158000,rockchip,rk3568-qossysconþ€ I0qos@fe158100,rockchip,rk3568-qossysconþ� I1qos@fe158180,rockchip,rk3568-qossysconþ�€ I2qos@fe158200,rockchip,rk3568-qossysconþ‚ I3qos@fe158280,rockchip,rk3568-qossysconþ‚€ I4qos@fe158300,rockchip,rk3568-qossysconþƒ I5qos@fe180000,rockchip,rk3568-qossysconþ qos@fe190000,rockchip,rk3568-qossysconþ I;qos@fe190280,rockchip,rk3568-qossysconþ€ I<qos@fe190300,rockchip,rk3568-qossysconþ I=qos@fe190380,rockchip,rk3568-qossysconþ€ I>qos@fe190400,rockchip,rk3568-qossysconþ I?qos@fe198000,rockchip,rk3568-qossysconþ€ I7qos@fe1a8000,rockchip,rk3568-qossysconþ€ I-qos@fe1a8080,rockchip,rk3568-qossysconþ€€ I.qos@fe1a8100,rockchip,rk3568-qossysconþ� I/pcie@fe260000,rockchip,rk3568-pcie0À@þ&ô“dbiapbconfig< KJIHGsyspmcmsglegacyerrÞ(�‚ƒ„…$„aclk_mstaclk_slvaclk_dbipclkauxöpciè`ûZZZZ )8GO� •pcie-phy±T}ôôô ô à@СQpipe üokayodefaulte[ Y\ elegacy-interrupt-controller  HIZmmc@fe2b00000,rockchip,rk3568-dw-mshcrockchip,rk3288-dw-mshcþ+@  b °±Š‹„biuciuciu-driveciu-sample8CðÑ€ÐÔQresetüokayu‰šodefaulte]^_`¥²ammc@fe2c00000,rockchip,rk3568-dw-mshcrockchip,rk3288-dw-mshcþ,@  c ²³Œ�„biuciuciu-driveciu-sample8CðÑ€ÐÖQresetüokay‰¾Ëábìodefault ecdeú²"¥spi@fe300000 ,rockchip,sfcþ0@  exv„clk_sfchclk_sfcefodefault üdisabledmmc@fe310000,rockchip,rk3568-dwcmshcþ1  Ú{}ê ëÂn6(|zy{}„corebusaxiblocktimerüokay ì²¥i2s@fe400000,rockchip,rk3568-i2s-tdmþ@  4Ú=AêFÏqFÏq?C9„mclk_txmclk_rxhclkÆg txÐPQ Qtx-mrx-mÿ­üokayIi2s@fe410000,rockchip,rk3568-i2s-tdmþA  5ÚEIêFÏqFÏqGK:„mclk_txmclk_rxhclkÆgg rxtxÐRS Qtx-mrx-mÿodefault0ehijklmnopqrs­ üdisabledi2s@fe420000,rockchip,rk3568-i2s-tdmþB  6ÚMêFÏqOO;„mclk_txmclk_rxhclkÆgg txrxÐTQmÿodefaultetuvw­ üdisabledi2s@fe430000,rockchip,rk3568-i2s-tdmþC  7SW<„mclk_txmclk_rxhclkÆgg txrxÐUV Qtx-mrx-mÿ­ üdisabledpdm@fe440000,rockchip,rk3568-pdmþD  LZY„pdm_clkpdm_hclkÆg  rxexyz{|}odefaultÐXQpdm-m­ üdisabledspdif@fe460000,rockchip,rk3568-spdifþF  f „mclkhclk_\Æg txodefaulte~­ üdisableddma-controller@fe530000,arm,pl330arm,primecellþS@     „apb_pclk 7I#dma-controller@fe550000,arm,pl330arm,primecellþU@    „apb_pclk 7Igi2c@fe5a0000(,rockchip,rk3568-i2crockchip,rk3399-i2cþZ  /HG „i2cpclkeodefault üokayrtc@51 ,nxp,pcf85063Qi2c@fe5b0000(,rockchip,rk3568-i2crockchip,rk3399-i2cþ[  0JI „i2cpclke€odefault  üdisabledi2c@fe5c0000(,rockchip,rk3568-i2crockchip,rk3399-i2cþ\  1LK „i2cpclke�odefault  üdisabledi2c@fe5d0000(,rockchip,rk3568-i2crockchip,rk3399-i2cþ]  2NM „i2cpclke‚odefault  üdisabledi2c@fe5e0000(,rockchip,rk3568-i2crockchip,rk3399-i2cþ^  3PO „i2cpclkeƒodefault  üdisabledwatchdog@fe600000 ,rockchip,rk3568-wdtsnps,dw-wdtþ`  • „tclkpclkspi@fe610000(,rockchip,rk3568-spirockchip,rk3066-spiþa  gRQ„spiclkapb_pclkÆ## txrxodefault e„…†  üdisabledspi@fe620000(,rockchip,rk3568-spirockchip,rk3066-spiþb  hTS„spiclkapb_pclkÆ## txrxodefault e‡ˆ‰  üdisabledspi@fe630000(,rockchip,rk3568-spirockchip,rk3066-spiþc  iVU„spiclkapb_pclkÆ## txrxodefault eŠ‹Œ  üdisabledspi@fe640000(,rockchip,rk3568-spirockchip,rk3066-spiþd  jXW„spiclkapb_pclkÆ## txrxodefault e�Ž�  üdisabledserial@fe650000&,rockchip,rk3568-uartsnps,dw-apb-uartþe  u„baudclkapb_pclkÆ## e�‘’odefaultËØüokay Bbluetooth,brcm,bcm43438-bt“„lpo R” f” x”odefault e•–— ‡" “˜serial@fe660000&,rockchip,rk3568-uartsnps,dw-apb-uartþf  v# „baudclkapb_pclkÆ##e™odefaultËØüokayserial@fe670000&,rockchip,rk3568-uartsnps,dw-apb-uartþg  w'$„baudclkapb_pclkÆ##ešodefaultËØ üdisabledserial@fe680000&,rockchip,rk3568-uartsnps,dw-apb-uartþh  x+(„baudclkapb_pclkÆ## e›odefaultËØ üdisabledserial@fe690000&,rockchip,rk3568-uartsnps,dw-apb-uartþi  y/,„baudclkapb_pclkÆ# # eœodefaultËØ üdisabledserial@fe6a0000&,rockchip,rk3568-uartsnps,dw-apb-uartþj  z30„baudclkapb_pclkÆ# # e�odefaultËØ üdisabledserial@fe6b0000&,rockchip,rk3568-uartsnps,dw-apb-uartþk  {74„baudclkapb_pclkÆ##ežodefaultËØüokayserial@fe6c0000&,rockchip,rk3568-uartsnps,dw-apb-uartþl  |;8„baudclkapb_pclkÆ##eŸodefaultËØ üdisabledserial@fe6d0000&,rockchip,rk3568-uartsnps,dw-apb-uartþm  }?<„baudclkapb_pclkÆ##e odefaultËØ üdisabledthermal-zonescpu-thermal  d ¶è Ä¡tripscpu_alert0 Ôp àÐýpassiveI¢cpu_alert1 Ô$ø àÐýpassivecpu_crit Ôs àÐ ýcriticalcooling-mapsmap0 ë¢0 ð ÿÿÿÿÿÿÿÿ ÿÿÿÿÿÿÿÿ ÿÿÿÿÿÿÿÿ ÿÿÿÿÿÿÿÿgpu-thermal   ¶è Ä¡tripsgpu-threshold Ôp àÐýpassivegpu-target Ô$ø àÐýpassiveI£gpu-crit Ôs àÐ ýcriticalcooling-mapsmap0 ë£ ð¤ÿÿÿÿÿÿÿÿtsadc@fe710000,rockchip,rk3568-tsadcþq  sÚêf@ ®`„tsadcapb_pclkÐ�‚×ÿ ÿsoinitdefaultsleepe¥ ¦ ¥ *üokayI¡saradc@fe720000.,rockchip,rk3568-saradcrockchip,rk3399-saradcþr  ]„saradcapb_pclkЀ Qsaradc-apb @ üdisabled R§pwm@fe6e0000(,rockchip,rk3568-pwmrockchip,rk3328-pwmþnZY „pwmpclke¨odefaultâ üdisabledpwm@fe6e0010(,rockchip,rk3568-pwmrockchip,rk3328-pwmþnZY „pwmpclke©odefaultâ üdisabledpwm@fe6e0020(,rockchip,rk3568-pwmrockchip,rk3328-pwmþn ZY „pwmpclkeªodefaultâ üdisabledpwm@fe6e0030(,rockchip,rk3568-pwmrockchip,rk3328-pwmþn0ZY „pwmpclke«odefaultâ üdisabledpwm@fe6f0000(,rockchip,rk3568-pwmrockchip,rk3328-pwmþo]\ „pwmpclke¬odefaultâ üdisabledpwm@fe6f0010(,rockchip,rk3568-pwmrockchip,rk3328-pwmþo]\ „pwmpclke­odefaultâ üdisabledpwm@fe6f0020(,rockchip,rk3568-pwmrockchip,rk3328-pwmþo ]\ „pwmpclke®odefaultâ üdisabledpwm@fe6f0030(,rockchip,rk3568-pwmrockchip,rk3328-pwmþo0]\ „pwmpclke¯odefaultâ üdisabledpwm@fe700000(,rockchip,rk3568-pwmrockchip,rk3328-pwmþp`_ „pwmpclke°odefaultâ üdisabledpwm@fe700010(,rockchip,rk3568-pwmrockchip,rk3328-pwmþp`_ „pwmpclke±odefaultâ üdisabledpwm@fe700020(,rockchip,rk3568-pwmrockchip,rk3328-pwmþp `_ „pwmpclke²odefaultâ üdisabledpwm@fe700030(,rockchip,rk3568-pwmrockchip,rk3328-pwmþp0`_ „pwmpclke³odefaultâ üdisabledphy@fe830000,rockchip,rk3568-naneng-combphyþƒ"} „refapbpipeÚ"êõáÐÇ ^´ pµ † üdisabledIphy@fe840000,rockchip,rk3568-naneng-combphyþ„%~ „refapbpipeÚ%êõáÐÉ ^´ p¶ †üokayÑ"Iphy@fe870000,rockchip,rk3568-csi-dphyþ‡y„pclk †ÐºQapbÿ üdisabledmipi-dphy@fe850000,rockchip,rk3568-dsi-dphyþ… „refpclkz †± Qapbл üdisabledIQmipi-dphy@fe860000,rockchip,rk3568-dsi-dphyþ† „refpclk{ †± Qapbм üdisabledIRusb2phy@fe8a0000,rockchip,rk3568-usb2phyþŠ„phyclkRclk_usbphy0_480m  ‡ ‘·¥üokayIhost-port † üdisabledIotg-port †üokayѸIusb2phy@fe8b0000,rockchip,rk3568-usb2phyþ‹„phyclkRclk_usbphy1_480m  ˆ ‘¹¥ üdisabledhost-port † üdisabledIotg-port † üdisabledIpinctrl,rockchip,rk3568-pinctrlÿ ¡º }gpio@fdd60000,rockchip,gpio-bankýÖ  !.  ® ¾I nextrst-hog Ê_ ÓnEXTRST Ýgpio@fe740000,rockchip,gpio-bankþt  "cd ® ¾I\gpio@fe750000,rockchip,gpio-bankþu  #ef ® ¾I”gpio@fe760000,rockchip,gpio-bankþv  $gh ® ¾gpio@fe770000,rockchip,gpio-bankþw  %ij ® ¾pcfg-pull-up èI½pcfg-pull-down õIÃpcfg-pull-none I»pcfg-pull-none-drv-level-1  I¿pcfg-pull-none-drv-level-2  I¾pcfg-pull-none-drv-level-3  IÂpcfg-pull-up-drv-level-1 è IÁpcfg-pull-up-drv-level-2 è I¼pcfg-pull-none-smt  IÀacodecaudiopwmbt656bt1120camcan0can1can2cifclk32kclk32k-out0 5»I cpuebcedpdpemmceth0eth1flashfspifspi-pins` 5»»»»»»Ifgmac0gmac1gmac1m0-miim 5»»IHgmac1m0-clkinout 5»ILgmac1m0-rx-bus20 5 » » »IJgmac1m0-tx-bus20 5 ¾¾»IIgmac1m0-rgmii-clk 5»¿IKgmac1m0-rgmii-bus@ 5»»¾¾IMgpuhdmitxhdmitxm0-cec 5»IUhdmitx-scl 5»IShdmitx-sda 5»ITi2c0i2c0-xfer 5 À ÀIi2c1i2c1-xfer 5 À ÀIi2c2i2c2m1-xfer 5 À ÀI€i2c3i2c3m0-xfer 5ÀÀI�i2c4i2c4m1-xfer 5 À ÀI‚i2c5i2c5m0-xfer 5 À ÀIƒi2s1i2s1m1-lrckrx 5»Iki2s1m1-lrcktx 5»Iji2s1m1-sclkrx 5»Iii2s1m1-sclktx 5»Ihi2s1m1-sdi0 5»Ili2s1m1-sdi1 5»Imi2s1m1-sdi2 5»Ini2s1m1-sdi3 5»Ioi2s1m1-sdo0 5»Ipi2s1m1-sdo1 5»Iqi2s1m1-sdo2 5 »Iri2s1m1-sdo3 5 »Isi2s2i2s2m0-lrcktx 5»Iui2s2m0-sclktx 5»Iti2s2m0-sdi 5»Ivi2s2m0-sdo 5»Iwi2s3ispjtaglcdcmcunpupcie20pcie30x1pcie30x2pdmpdmm0-clk 5»Ixpdmm0-clk1 5»Iypdmm0-sdi0 5 »Izpdmm0-sdi1 5 »I{pdmm0-sdi2 5 »I|pdmm0-sdi3 5»I}pmicpmic-int-l 5½I!pmupwm0pwm0m0-pins 5»I%pwm1pwm1m0-pins 5»I&pwm2pwm2m0-pins 5»I'pwm3pwm3-pins 5»I(pwm4pwm4-pins 5»I¨pwm5pwm5-pins 5»I©pwm6pwm6-pins 5»Iªpwm7pwm7-pins 5»I«pwm8pwm8m0-pins 5 »I¬pwm9pwm9m0-pins 5 »I­pwm10pwm10m0-pins 5 »I®pwm11pwm11m0-pins 5»I¯pwm12pwm12m0-pins 5»I°pwm13pwm13m0-pins 5»I±pwm14pwm14m0-pins 5»I²pwm15pwm15m0-pins 5»I³refclksatasata0sata1sata2scrsdmmc0sdmmc0-bus4@ 5¼¼¼¼I]sdmmc0-clk 5¼I^sdmmc0-cmd 5¼I_sdmmc0-det 5½I`sdmmc1sdmmc1-bus4@ 5¼¼¼¼Icsdmmc1-clk 5¼Iesdmmc1-cmd 5¼Idsdmmc2spdifspdifm0-tx 5»I~spi0spi0m0-pins0 5 »»»I†spi0m0-cs0 5»I„spi0m0-cs1 5»I…spi1spi1m0-pins0 5 »»»I‰spi1m0-cs0 5»I‡spi1m0-cs1 5»Iˆspi2spi2m0-pins0 5»»»IŒspi2m0-cs0 5»IŠspi2m0-cs1 5»I‹spi3spi3m0-pins0 5 »» »I�spi3m0-cs0 5»I�spi3m0-cs1 5»IŽtsadctsadc-shutorg 5»I¦tsadc-pin 5»I¥uart0uart0-xfer 5½½I$uart1uart1m0-xfer 5 ½ ½I�uart1m0-ctsn 5»I‘uart1m0-rtsn 5 »I’uart2uart2m0-xfer 5½½I™uart3uart3m0-xfer 5½½Išuart4uart4m0-xfer 5½½I›uart5uart5m0-xfer 5½½Iœuart6uart6m0-xfer 5½½I�uart7uart7m2-xfer 5½½Ižuart8uart8m0-xfer 5½½IŸuart9uart9m0-xfer 5½½I vopspi0-hsspi1-hsspi2-hsspi3-hsgmac-txd-level3gmac-txc-level2btbt-enable-h 5»I—bt-host-wake-l 5ÃI•bt-wake-l 5»I–ledswork-led-enable-h 5»IÆdiy-led-enable-h 5»IÅpciepcie-clkreq-h 5»pcie-reset-h 5 »I[sdio-pwrseqwifi-enable-h 5»IÇchosen Cserial2:1500000n8external-gmac1-clock ,fixed-clockBsY@ Rgmac1_clkin¥IGhdmi-con,hdmi-connectorýaportendpoint�ÄIYleds ,gpio-ledsled-diy Odiy-led Uon _  cheartbeatodefaulteÅ yüokayled-work Owork-led Uoff _ odefaulteÆ yüokaysdio-pwrseqüokay,mmc-pwrseq-simple“ „ext_clockodefaulteÇ Y”Ibvbus-regulator,regulator-fixed)vbus}‘8LK@PLK@£¸IÈvcc5v0-sys-regulator,regulator-fixed )vcc5v0_sys}‘8LK@PLK@£ÈIvcc3v3-sys-regulator,regulator-fixed )vcc3v3_sys}‘82Z P2Z £I"vcc12v-dcin-regulator,regulator-fixed )vcc12v_dcin}‘8·P·IÉvcc-5v-regulator,regulator-fixed)vcc_5v}‘8LK@PLK@£ÉI¸vcc-sd-pwr-regulator,regulator-fixed )vcc_sd_pwr}‘82Z P2Z £"Ia interrupt-parent#address-cells#size-cellscompatiblemodelgpio0gpio1gpio2gpio3gpio4i2c0i2c1i2c2i2c3i2c4i2c5serial0serial1serial2serial3serial4serial5serial6serial7serial8serial9spi0spi1spi2spi3ethernet0mmc0mmc1mmc2device_typeregclocks#cooling-cellsenable-methodoperating-points-v2cpu-supplyphandleopp-sharedopp-hzopp-microvoltclock-latency-nsopp-suspendportsarm,smc-idshmem#clock-cellssimple-audio-card,namesimple-audio-card,formatsimple-audio-card,mclk-fsstatussound-daiinterruptsinterrupt-affinityarm,no-tick-in-suspendclock-frequencyclock-output-namespinctrl-0pinctrl-namesrangesclock-namesphysphy-namesports-implementedpower-domainsdr_modephy_typeresetssnps,dis_u2_susphy_quirkextconmaximum-speedinterrupt-controller#interrupt-cellsmbi-aliasmbi-rangesmsi-controllerpmuio1-supplypmuio2-supplyvccio1-supplyvccio2-supplyvccio3-supplyvccio4-supplyvccio5-supplyvccio6-supplyvccio7-supply#reset-cellsassigned-clocksassigned-clock-ratesrockchip,grffcs,suspend-voltage-selectorregulator-nameregulator-min-microvoltregulator-max-microvoltregulator-ramp-delayregulator-always-onregulator-boot-onvin-supplyregulator-off-in-suspendrockchip,system-power-controllerwakeup-sourcevcc1-supplyvcc2-supplyvcc3-supplyvcc4-supplyvcc5-supplyvcc6-supplyvcc7-supplyvcc8-supplyvcc9-supplyregulator-init-microvoltregulator-initial-moderegulator-on-in-suspendregulator-suspend-microvoltdmasreg-io-widthreg-shift#pwm-cells#power-domain-cellspm_qosinterrupt-namesmali-supplyiommus#iommu-cellsfifo-depthmax-frequencyreset-namessnps,axi-configsnps,mixed-burstsnps,mtl-rx-configsnps,mtl-tx-configsnps,tsoassigned-clock-parentsclock_in_outphy-supplyphy-modesnps,reset-gpiosnps,reset-active-lowsnps,reset-delays-ustx_delayrx_delayphy-handlesnps,blensnps,rd_osr_lmtsnps,wr_osr_lmtsnps,rx-queues-to-usesnps,tx-queues-to-usereg-namesremote-endpoint#sound-dai-cellsavdd-0v9-supplyavdd-1v8-supplybus-rangeinterrupt-map-maskinterrupt-maplinux,pci-domainnum-ib-windowsnum-ob-windowsmax-link-speedmsi-mapnum-lanesreset-gpiosvpcie3v3-supplybroken-cdbus-widthcap-sd-highspeeddisable-wpvqmmc-supplyvmmc-supplycap-sdio-irqkeep-power-in-suspendmmc-pwrseqnon-removablesd-uhs-sdr50mmc-hs200-1_8vdma-namesarm,pl330-periph-burst#dma-cellsuart-has-rtsctsdevice-wakeup-gpioshost-wakeup-gpiosshutdown-gpiosvbat-supplyvddio-supplypolling-delay-passivepolling-delaythermal-sensorstemperaturehysteresistripcooling-devicerockchip,hw-tshut-temppinctrl-1pinctrl-2#thermal-sensor-cells#io-channel-cellsvref-supplyrockchip,pipe-grfrockchip,pipe-phy-grf#phy-cellsrockchip,usbgrfrockchip,pmugpio-controller#gpio-cellsgpio-hogline-nameoutput-lowbias-pull-upbias-pull-downbias-disabledrive-strengthinput-schmitt-enablerockchip,pinsstdout-pathlabeldefault-statelinux,default-triggerretain-state-suspended