Ð þíŒN8ƒÐ(~ƒ˜  ,MNT Reform 282mntre,reform2boundary,imx8mq-nitrogen8m-somfsl,imx8mq=laptopaliases&J/soc@0/bus@30800000/ethernet@30be0000"T/soc@0/bus@30000000/gpio@30200000"Z/soc@0/bus@30000000/gpio@30210000"`/soc@0/bus@30000000/gpio@30220000"f/soc@0/bus@30000000/gpio@30230000"l/soc@0/bus@30000000/gpio@30240000!r/soc@0/bus@30800000/i2c@30a20000!w/soc@0/bus@30800000/i2c@30a30000!|/soc@0/bus@30800000/i2c@30a40000!�/soc@0/bus@30800000/i2c@30a50000!†/soc@0/bus@30800000/mmc@30b40000!‹/soc@0/bus@30800000/mmc@30b50000$�/soc@0/bus@30800000/serial@30860000$˜/soc@0/bus@30800000/serial@30890000$ /soc@0/bus@30800000/serial@30880000$¨/soc@0/bus@30800000/serial@30a60000!°/soc@0/bus@30800000/spi@30820000!µ/soc@0/bus@30800000/spi@30830000!º/soc@0/bus@30800000/spi@30840000clock-ckil 2fixed-clock¿Ì€Ückilïclock-osc-25m 2fixed-clock¿Ì}x@Üosc_25mïclock-osc-27m 2fixed-clock¿Ì›üÀÜosc_27mïclock-hdmi-phy-27m 2fixed-clock¿Ì›üÀ Ühdmi_phy_27mclock-ext1 2fixed-clock¿Ìík@ Üclk_ext1ïclock-ext2 2fixed-clock¿Ìík@ Üclk_ext2ïclock-ext3 2fixed-clock¿Ìík@ Üclk_ext3ïclock-ext4 2fixed-clock¿Ìík@ Üclk_ext4ïcpus cpu@0÷cpu2arm,cortex-a53îlpsci*€7@IV€c@u€‚“§¶ Âspeed_gradeÓï cpu@1÷cpu2arm,cortex-a53îlpsci*€7@IV€c@u€‚“§Óï cpu@2÷cpu2arm,cortex-a53îlpsci*€7@IV€c@u€‚“§Óï cpu@3÷cpu2arm,cortex-a53îlpsci*€7@IV€c@u€‚“§Óï l2-cache02cacheÞ,9@Kïopp-table2operating-points-v2êïopp-800000000õ/¯üB@ Ið,opp-1000000000õ;šÊüB@ Ið,opp-1300000000õM|müB@ Ið,opp-1500000000õYh/üB@ Ið,pmu2arm,cortex-a53-pmu 8psci 2arm,psci-1.0#smcthermal-zonescpu-thermalCúYÐgtripscpu-alertw8€ƒÐEpassiveï cpu-critw_�ƒÐ Ecriticalcooling-mapsmap0Ž 0“ ÿÿÿÿÿÿÿÿ ÿÿÿÿÿÿÿÿ ÿÿÿÿÿÿÿÿ ÿÿÿÿÿÿÿÿgpu-thermalCúYÐgtripsgpu-alertw8€ƒÐEpassiveïgpu-critw_�ƒÐ Ecriticalcooling-mapsmap0Ž “ÿÿÿÿÿÿÿÿvpu-thermalCúYÐgtripsvpu-critw_�ƒÐ Ecriticaltimer2arm,armv8-timer08   ¢soc@02fsl,imx8mq-socsimple-bus ¹>À@@À¶Âsoc_unique_idbus@300000002fsl,aips-bussimple-bus0@  ¹00@sai@30010000Ë2fsl,imx8mq-sai0 8_ îÄÜbusmclk1mclk2mclk3 è írxtx ÷disabledsai@30030000Ë2fsl,imx8mq-sai0 8Z óÉÜbusmclk1mclk2mclk3 èírxtx ÷disabledsai@30040000Ë2fsl,imx8mq-sai0 8Z òÈÜbusmclk1mclk2mclk3 èírxtx ÷disabledsai@30050000Ë2fsl,imx8mq-sai0 8d ñÇÜbusmclk1mclk2mclk3 èírxtx ÷disabledgpio@302000002fsl,imx8mq-gpiofsl,imx35-gpio0 8@Aþ/@ ï,gpio@302100002fsl,imx8mq-gpiofsl,imx35-gpio0!8BCþ/@(gpio@302200002fsl,imx8mq-gpiofsl,imx35-gpio0"8DEþ/@=ï1gpio@302300002fsl,imx8mq-gpiofsl,imx35-gpio0#8FGþ/@W gpio@302400002fsl,imx8mq-gpiofsl,imx35-gpio0$8HIþ/@wtmu@302600002fsl,imx8mq-tmu0& 81öLZ &Ha@h#)/5=CKQW _ g o#+3;CKU] g p#-7AKWco!-9ES_q|ïwatchdog@302800002fsl,imx8mq-wdtfsl,imx21-wdt0( 8NÔ÷okay’default ªwatchdog@302900002fsl,imx8mq-wdtfsl,imx21-wdt0) 8OÕ ÷disabledwatchdog@302a00002fsl,imx8mq-wdtfsl,imx21-wdt0* 8 Ö ÷disableddma-controller@302c00002fsl,imx8mq-sdmafsl,imx7d-sdma0, 8gääÜipgahb¿Êimx/sdma/sdma-imx7d.binïlcd-controller@30320000!2fsl,imx8mq-lcdiffsl,imx28-lcdif02 8€Üpixã€óN÷okayportendpoint ï(pinctrl@303300002fsl,imx8mq-iomuxc03ïfec1grp€hÐlÔÀ#€è„ì|äxàtÜp؈ð‘ŒôÑ�ø‘”ü‘˜‘œÑL´T¼AïFi2c1grp0|@"€@"ï*i2c1-pca9546grpH°Iï+uart1grp04œôE8 Eï!usdhc1grp ƒ¤ èìðôø ü$ÃÀ(ÃÄ,ÃÈ0Áï>usdhc1-100mhzgrpð �¤ ͨͬͰÍ´͸ ͼ$ÍÀ(ÍÄ,Íï?usdhc1-200mhzgrp𠟤 ߨ߬ß°ß´߸ ß¼$ßÀ(ßÄ,ßï@wdoggrp0˜ÆïbacklightgrpP¸ïUedpbridgegrpD¬ï0i2c3grp0$Œ@"(�@"ï.i2c4grp0,”@"0˜@"ï/pcie1grpP¸ïSpwm2grpìTï sai2grp¨¸ Ö°ÖÀ(Ö¼$Ö´ÖÈ0ÖÄ,Öï#uart2grp0<¤üE@¨Eï"usdhc2grp¨Ð8Ô<ƒØ@ÃÜDÃàHÃäLÃèPÃïCsyscon@30340000=2fsl,imx8mq-iomuxc-gprfsl,imx6q-iomuxc-gprsysconsimple-mfd04ï7mux-controller 2mmio-mux#64ï$efuse@303500002fsl,imx8mq-ocotpsyscon05ú soc-uid@4ïspeed-grade@10ïmac-address@90�ïEsyscon@303600002fsl,imx8mq-anatopsyscon06 81snvs@30370000#2fsl,sec-v4.0-monsysconsimple-mfd07ïsnvs-rtc-lp2fsl,sec-v4.0-mon-rtc-lpDK48 Üsnvs-rtc ÷disabledsnvs-powerkey2fsl,sec-v4.0-pwrkeyD 8 Üsnvs-pwrkeyRt` ÷disabledclock-controller@303800002fsl,imx8mq-ccm088UV¿9Ückilosc_25mosc_27mclk_ext1clk_ext2clk_ext3clk_ext4@ãX!qu n/¯.à+,óN Vïreset-controller@303900002fsl,imx8mq-srcsyscon09 8Yƒï'gpc@303a00002fsl,imx8mq-gpc0: 8W/ïpgc power-domain@0�ï%power-domain@1�¤ïRpower-domain@2�ïLpower-domain@3�ïOpower-domain@4�power-domain@5� ×fop²ïJpower-domain@6�ßåæ ãxyj óNn#ÃF#ÃF/¯²ïQpower-domain@7�power-domain@8�ï6power-domain@9� ï;power-domain@a� ïbus@304000002fsl,aips-bussimple-bus0@@  ¹0@0@@pwm@306600002fsl,imx8mq-pwmfsl,imx27-pwm0f 8Q¿¿Üipgper¿ ÷disabledpwm@306700002fsl,imx8mq-pwmfsl,imx27-pwm0g 8RÀÀÜipgper¿÷okay’default  ïVpwm@306800002fsl,imx8mq-pwmfsl,imx27-pwm0h 8SÁÁÜipgper¿ ÷disabledpwm@306900002fsl,imx8mq-pwmfsl,imx27-pwm0i 8TÂÂÜipgper¿ ÷disabledtimer@306a00002nxp,sysctr-timer0j 8/Üperbus@308000002fsl,aips-bussimple-bus0€@ ¹0€0€@spdif@308100002fsl,imx35-spdif0� 8Pì‡ì:Ücorerxtx0rxtx1rxtx2rxtx3rxtx4rxtx5rxtx6rxtx7spba è írxtx ÷disabledspi@30820000 !2fsl,imx8mq-ecspifsl,imx51-ecspi0‚ 8³³Üipgper èírxtx ÷disabledspi@30830000 !2fsl,imx8mq-ecspifsl,imx51-ecspi0ƒ 8 ´´Üipgper èírxtx ÷disabledspi@30840000 !2fsl,imx8mq-ecspifsl,imx51-ecspi0„ 8!µµÜipgper èírxtx ÷disabledserial@308600002fsl,imx8mq-uartfsl,imx6q-uart0† 8ÊÊÜipgper÷okay’default !serial@308800002fsl,imx8mq-uartfsl,imx6q-uart0ˆ 8ÌÌÜipgper ÷disabledserial@308900002fsl,imx8mq-uartfsl,imx6q-uart0‰ 8ËËÜipgper÷okay’default "spdif@308a00002fsl,imx35-spdif0Š 8 Pìˆì:Ücorerxtx0rxtx1rxtx2rxtx3rxtx4rxtx5rxtx6rxtx7spba èírxtx ÷disabledsai@308b0000Ë2fsl,imx8mq-sai0‹ 8` ïÅÜbusmclk1mclk2mclk3 è  írxtx÷okay’default #ã‚ón}x@ÊèïYsai@308c0000Ë2fsl,imx8mq-sai0Œ 82 ðÆÜbusmclk1mclk2mclk3 è  írxtx ÷disabledcrypto@30900000 2fsl,sec-v4.0 0� ¹0� 8[tì Üaclkipgjr@10002fsl,sec-v4.0-job-ring 8i ÷disabledjr@20002fsl,sec-v4.0-job-ring  8jjr@30002fsl,sec-v4.0-job-ring0 8rmipi-dsi@30a000002fsl,imx8mq-nwl-dsi0 (£ôõ¤€!Ücorerx_esctx_escphy_reflcdifãô£õóGL nÄ´ÚÖ€1- 8"ý$¤% &dphy '''' bytedpiescpclk÷okayports port@0 endpoint@0 (ïport@1endpoint )ï4dphy@30a003002fsl,imx8mq-mipi-dphy0 ¤Üphy_refã¤óNn}x@,¤%÷okayï&i2c@30a200002fsl,imx8mq-i2cfsl,imx21-i2c0¢ 8#¸ ÷okayÌ€’default *i2c-mux@70 2nxp,pca9546’default +p 7, i2c@0 regulator@60 2fcs,fan53555`CVDD_ARM_DRAM_1VRB@jB@‚–-ïi2c@1 regulator@60 2fcs,fan53555`CNVCC_DRAM_1P1VRÈàjÈà‚–-i2c@2 regulator@60 2fcs,fan53555`CVDD_SOC_GPU_VPUR » j » ‚–-ïi2c@3 i2c@30a300002fsl,imx8mq-i2cfsl,imx21-i2c0£ 8$¹  ÷disabledi2c@30a400002fsl,imx8mq-i2cfsl,imx21-i2c0¤ 8%º ÷okay’default .codec@1a 2wlf,wm8960ÅÜmclkËïZrtc@68 2nxp,pcf8523hi2c@30a500002fsl,imx8mq-i2cfsl,imx21-i2c0¥ 8&» ÷okay’default /Ì€bridge@2c 2ti,sn65dsi86’default 0, ¡1®2»2Ç3Ó3ports port@0endpoint 4ï)port@1endpoint 5ïXserial@30a600002fsl,imx8mq-uartfsl,imx6q-uart0¦ 8ÍÍÜipgper ÷disabledcsi@30a700002fsl,imx8mq-mipi-csi20§§©¨ Ücoreescui㧨© nÚÖ€Ù-@ï€óLWN¤6'&'''(Þ7ˆï88ýdram ÷disabledports port@1endpoint 9ï:csi@30a900002fsl,imx8mq-csifsl,imx7-csi0© 8*àÜmclk ÷disabledportendpoint :ï9csi@30b600002fsl,imx8mq-mipi-csi20¶ª¬« Ücoreescui㪫¬ nÚÖ€Ù-@ï€óLWN¤;')'*'+Þ7¤ï88ýdram ÷disabledports port@1endpoint <ï=csi@30b800002fsl,imx8mq-csifsl,imx7-csi0¸ 8+áÜmclk ÷disabledportendpoint =ï<mailbox@30aa00002fsl,imx8mq-mufsl,imx6sx-mu0ª 8Xýmmc@30b40000!2fsl,imx8mq-usdhcfsl,imx7d-usdhc0´ 8ìiÒ Üipgahbper1A÷okayãŽnׄ"’defaultstate_100mhzstate_200mhz >K?U@_AlBx†“›mmc@30b50000!2fsl,imx8mq-usdhcfsl,imx7d-usdhc0µ 8ìiÓ Üipgahbper1A÷okayã�n ëÂ’default C_DlDspi@30bb0000 2fsl,imx8mq-qspifsl,imx7d-qspi0»¡QuadSPIQuadSPI-memory 8kÃà Üqspi_enqspi ÷disableddma-controller@30bd00002fsl,imx8mq-sdmafsl,imx7d-sdma0½ 8ãtÜipgahb¿Êimx/sdma/sdma-imx7d.binïethernet@30be00002fsl,imx8mq-fecfsl,imx6sx-fec0¾08vwxy(¶¶Š‰‹"Üipgahbptpenet_clk_refenet_out ãhЉ‹ óLPQOnõásY@«½¶E Âmac-address Ï7÷okay’default F Ýrgmii-idæGñmdio ethernet-phy@42ethernet-phy-ieee802.3-c22,8  7, ',ïGinterconnect@327000002fsl,imx8mq-nocfsl,imx8m-noc2pq$H-“Iï8opp-table2operating-points-v2ïIopp-133Mõò�Uopp-400Mõׄopp-800Mõ/¯bus@32c000002fsl,aips-bussimple-bus2À@  ¹2À2À@interrupt-controller@32e2d000$2fsl,imx8m-irqsteerfsl,imx-irqsteer2âÐ 8øÜipgAM@/gpu@38000000 2vivante,gc8 8 ×fopÜcoreshaderbusreg§(ãadop(ón/¯/¯/¯/¯¤Jïusb@381000002fsl,imx8mq-dwc3snps,dwc38ΘÜbus_earlyrefsuspendãn˜óVHnÍeõá 8( KKusb2-phyusb3-phy¤LZ÷okayrhostusb-phy@381f00402fsl,imx8mq-usb-phy8@@ÐÜphyã™óHnõá,÷okayzMïKusb@382000002fsl,imx8mq-dwc3snps,dwc38 ϘÜbus_earlyrefsuspendãn˜óVHnÍeõá 8) NNusb2-phyusb3-phy¤OZ÷okayrhostusb-phy@382f00402fsl,imx8mq-usb-phy8/@@ÑÜphyã™óHnõá,÷okayzMïNvideo-codec@383000002nxp,imx8mq-vpu-g180 8å¤Pvideo-codec@383100002nxp,imx8mq-vpu-g281 8æ¤Pblk-ctrl@383200002fsl,imx8mq-vpu-blk-ctrl82 ¤QQQ †busg1g2åæÜg1g2�ïPpcie@338000002fsl,imx8mq-pcie3€@ð ¡dbiconfig ÷pci™ÿ0¹�ø‚ð£ 8z­msi/½€Ð}|{zÞñ¤R''' pciephyappsturnoffã|}~óTPG næ²€õᘖ€ ÷disabledpcie@33c000002fsl,imx8mq-pcie3À@'ð ¡dbiconfig ÷pci0¹�'ø‚ ð£ 8J­msi/½€ÐMLKJÞñ¤R'"'$'% pciephyappsturnoffã­®¯óTPG næ²€õᘖ€÷okay’default S 1¾¯®T Üpciepcie_auxpcie_phypcie_businterrupt-controller@38800000 2arm,gic-v3(8€8ˆ 1 1 1 / 8 ïmemory-controller@3d4000002fsl,imx8mq-ddrcfsl,imx8m-ddrc=@@Ücorepllaltapb üêvw ÷disabledïHddr-pmu@3d800000%2fsl,imx8mq-ddr-pmufsl,imx8m-ddr-pmu=€@ 8bchosen$ /soc@0/bus@30800000/serial@30860000regulator-fixed-1v82regulator-fixedC1P8VRw@jw@–-ïAregulator-fixed-snvs2regulator-fixed CVDD_SNVSR2Z j2Z –-ïBbacklight2pwm-backlight’default UV'²M ¡,  @€ Èÿ0ïWpanel!2innolux,n125hce-gn1simple-panel²DIWSportendpoint Xï5clock-pcie1-refclk 2fixed-clock¿ÌõáïTregulator-main-5v2regulator-fixedC5VRLK@jLK@ï-regulator-main-3v32regulator-fixedC3V3R2Z j2Z ïDregulator-main-usb2regulator-fixedCUSB_PWRRLK@jLK@–-ïMregulator-main-1v82regulator-fixedC1V8Rw@jw@–Dï2regulator-main-1v22regulator-fixedC1V2RO€jO€–-ï3sound2fsl,imx-audio-wm8960ZYdZ­pHeadphone JackHP_LHeadphone JackHP_RExt SpkSPK_LPExt SpkSPK_LNExt SpkSPK_RPExt SpkSPK_RNLINPUT1Mic JackMic JackMICBLINPUT2Line In JackRINPUT2Line In Jack ,wm8960-audio interrupt-parent#address-cells#size-cellsmodelcompatiblechassis-typeethernet0gpio0gpio1gpio2gpio3gpio4i2c0i2c1i2c2i2c3mmc0mmc1serial0serial1serial2serial3spi0spi1spi2#clock-cellsclock-frequencyclock-output-namesphandledevice_typeregclock-latencyclocksenable-methodi-cache-sizei-cache-line-sizei-cache-setsd-cache-sized-cache-line-sized-cache-setsnext-level-cacheoperating-points-v2#cooling-cellsnvmem-cellsnvmem-cell-namescpu-supplycache-levelopp-sharedopp-hzopp-microvoltopp-supported-hwclock-latency-nsopp-suspendinterruptspolling-delay-passivepolling-delaythermal-sensorstemperaturehysteresistripcooling-devicearm,no-tick-in-suspendrangesdma-ranges#sound-dai-cellsclock-namesdmasdma-namesstatusgpio-controller#gpio-cellsinterrupt-controller#interrupt-cellsgpio-rangeslittle-endianfsl,tmu-rangefsl,tmu-calibration#thermal-sensor-cellspinctrl-namespinctrl-0fsl,ext-reset-output#dma-cellsfsl,sdma-ram-script-nameassigned-clocksassigned-clock-parentsremote-endpointfsl,pins#mux-control-cellsmux-reg-masksregmapoffsetlinux,keycodewakeup-sourceassigned-clock-rates#reset-cells#power-domain-cellspower-domainspower-supply#pwm-cellsfsl,sai-mclk-direction-outputfsl,sai-asynchronousmux-controlsphysphy-namesresetsreset-names#phy-cellsreset-gpiosregulator-nameregulator-min-microvoltregulator-max-microvoltregulator-always-onvin-supplyenable-gpiosvccio-supplyvpll-supplyvcca-supplyvcc-supplyfsl,mipi-phy-gprinterconnectsinterconnect-names#mbox-cellsfsl,tuning-start-tapfsl,tuning-stepbus-widthpinctrl-1pinctrl-2vqmmc-supplyvmmc-supplynon-removableno-mmc-hs400no-sdiono-sdreg-namesfsl,num-tx-queuesfsl,num-rx-queuesfsl,stop-modephy-modephy-handlefsl,magic-packetreset-assert-usreset-deassert-usfsl,ddrc#interconnect-cellsfsl,channelfsl,num-irqsusb3-resume-missing-casdr_modevbus-supplypower-domain-namesbus-rangenum-lanesinterrupt-namesinterrupt-map-maskinterrupt-mapfsl,max-link-speedlinux,pci-domainreset-gpiostdout-pathpwmsbrightness-levelsdefault-brightness-levelbacklightno-hpdaudio-cpuaudio-codecaudio-routing