Ð þí'§8”( \khadas,edge2rockchip,rk3588s + 7Khadas Edge2aliases=/pinctrl/gpio@fd8a0000C/pinctrl/gpio@fec20000I/pinctrl/gpio@fec30000O/pinctrl/gpio@fec40000U/pinctrl/gpio@fec50000[/i2c@fd880000`/i2c@fea90000e/i2c@feaa0000j/i2c@feab0000o/i2c@feac0000t/i2c@fead0000y/i2c@fec80000~/i2c@fec90000ƒ/i2c@feca0000ˆ/serial@fd890000�/serial@feb40000˜/serial@feb50000 /serial@feb60000¨/serial@feb70000°/serial@feb80000¸/serial@feb90000À/serial@feba0000È/serial@febb0000Ð/serial@febc0000Ø/spi@feb00000Ý/spi@feb10000â/spi@feb20000ç/spi@feb30000ì/spi@fecb0000ñ/mmc@fe2e0000ö/mmc@fe2c0000cpus+cpu-mapcluster0core0ûcore1ûcore2ûcore3ûcluster1core0ûcore1ûcluster2core0ûcore1û cpu@0ÿcpuarm,cortex-a55 psci0 7 G0£,\ l€y@‹€˜€¥@·€Ä Õäïþ cpu@100ÿcpuarm,cortex-a55 psci0 \ l€y@‹€˜€¥@·€ÄÕäïþ cpu@200ÿcpuarm,cortex-a55 psci0 \ l€y@‹€˜€¥@·€ÄÕäïþ cpu@300ÿcpuarm,cortex-a55 psci0 \ l€y@‹€˜€¥@·€ÄÕäïþ cpu@400ÿcpuarm,cortex-a76 psci0 7 G0£,\ ly@‹˜¥@·ÄÕ ïþcpu@500ÿcpuarm,cortex-a76 psci0 \ ly@‹˜¥@·ÄÕ ïþcpu@600ÿcpuarm,cortex-a76 psci0 7 G0£,\ ly@‹˜¥@·ÄÕ ïþcpu@700ÿcpuarm,cortex-a76 psci0 \ ly@‹˜¥@·ÄÕ ïþ idle-states%pscicpu-sleeparm,idle-state2CZdkx{è l2-cache-l0cachen{@�Œ˜Ä l2-cache-l1cachen{@�Œ˜Äl2-cache-l2cachen{@�Œ˜Äl2-cache-l3cachen{@�Œ˜Äl2-cache-b0cachen{@�Œ˜Äl2-cache-b1cachen{@�Œ˜Äl2-cache-b2cachen{@�Œ˜Äl2-cache-b3cachen{@�Œ˜Äl3-cachecachen0{@�Œ˜display-subsystemrockchip,display-subsystem¦firmwareopteelinaro,optee-tzsmcscmi arm,scmi-smc¬‚·+protocol@14 ½ protocol@16 Êpmu-a55arm,cortex-a55-pmu×pmu-a76arm,cortex-a76-pmu×psci arm,psci-1.0smcclock-0 fixed-clockâ)׫€òspll½timerarm,armv8-timerP×    %sec-physphysvirthyp-physhyp-virtclock-1 fixed-clockân6òxin24m½clock-2 fixed-clockâ€òxin32k½sram@10f000 mmio-sram ðð+sram@0arm,scmi-shmem gpu@fb000000*rockchip,rk3588-maliarm,mali-valhall-csf û ï7 G ëÂ0corecoregroupstacksÕ ¦0×\]^ jobmmugpu( 6okayþ!="Õusb@fc000000rockchip,rk3588-dwc3snps,dwc3 ü@×Ü0”“’ref_clksuspend_clkbus_clkIotg Q#$Vusb2-phyusb3-phy `utmi_wide( iRpˆ ¸Ùú 6disabledusb@fc800000"rockchip,rk3588-ehcigeneric-ehci ü€××0Ž�À%Q&Vusb( 6okayusb@fc840000"rockchip,rk3588-ohcigeneric-ohci ü„ר0Ž�À%Q&Vusb( 6okayusb@fc880000"rockchip,rk3588-ehcigeneric-ehci üˆ×Ú0�‘À'Q(Vusb( 6okayusb@fc8c0000"rockchip,rk3588-ohcigeneric-ohci üŒ×Û0�‘À'Q(Vusb( 6okayusb@fcd00000rockchip,rk3588-dwc3snps,dwc3 üÐ@×Þ(0jihkr&ref_clksuspend_clkbus_clkutmipipeIhostQ) Vusb3-phy `utmi_widei4p¸Ùú6okayiommu@fc900000 arm,smmu-v3 ü� @×qsvoeventqgerrorpriqcmdq-sync6 6disablediommu@fcb00000 arm,smmu-v3 ü° @×}‚{eventqgerrorpriqcmdq-sync6 6disabledsyscon@fd58a000)rockchip,rk3588-pmugrfsysconsimple-mfd ýX nsyscon@fd58c000rockchip,rk3588-sys-grfsyscon ýXÀisyscon@fd5a4000rockchip,rk3588-vop-grfsyscon ýZ@ jsyscon@fd5a6000rockchip,rk3588-vo0-grfsyscon ýZ` 0éäsyscon@fd5a8000rockchip,rk3588-vo1-grfsyscon ýZ€@0Ñksyscon@fd5ac000rockchip,rk3588-usb-grfsyscon ýZÀ@âsyscon@fd5b0000rockchip,rk3588-php-grfsyscon ý[+syscon@fd5bc000$rockchip,rk3588-pipe-phy-grfsyscon ý[Àåsyscon@fd5c4000$rockchip,rk3588-pipe-phy-grfsyscon ý\@æsyscon@fd5c8000$rockchip,rk3588-usbdpphy-grfsyscon ý\€@ãsyscon@fd5d0000.rockchip,rk3588-usb2phy-grfsysconsimple-mfd ý]@+áusb2phy@0rockchip,rk3588-usb2phy ½0 phyclk òusb480m_phy0׉imCphyapb 6disabledàotg-portO 6disabled#syscon@fd5d8000.rockchip,rk3588-usb2phy-grfsysconsimple-mfd ý]€@+usb2phy@8000rockchip,rk3588-usb2phy €½0 phyclk òusb480m_phy2ׇioCphyapb6okay%host-portO6okayZ*&syscon@fd5dc000.rockchip,rk3588-usb2phy-grfsysconsimple-mfd ý]À@+usb2phy@c000rockchip,rk3588-usb2phy À½0 phyclk òusb480m_phy3׈ip Cphyapb6okay'host-portO6okayZ*(syscon@fd5e0000$rockchip,rk3588-hdptxphy-grfsyscon ý^ßsyscon@fd5f0000rockchip,rk3588-iocsyscon ý_çsram@fd600000 mmio-sram ý`ý`+clock-controller@fd7c0000rockchip,rk3588-cru ý|À€7ÌÎ͆‡]qà@GA�«.à2©ø€FÏq)׫€ׄÍe/¯õáׄõá ëÂÍeZ ÀðÑ€ ëÂe+½Êi2c@fd880000(rockchip,rk3588-i2crockchip,rk3399-i2c ýˆ×=0ts i2cpclkr,|default+6okayregulator@42rockchip,rk8602 BЧvdd_cpu_big0_s0¶ÊÜdpô� ü!-regulator-state-mem,regulator@43 rockchip,rk8603rockchip,rk8602 CЧvdd_cpu_big1_s0¶ÊÜdpô� ü!-regulator-state-mem,serial@fd890000&rockchip,rk3588-uartsnps,dw-apb-uart ý‰×K0›œbaudclkapb_pclkE..Jtxrxr/|defaultT^ 6disabledpwm@fd8b0000(rockchip,rk3588-pwmrockchip,rk3328-pwm ý‹0’‘ pwmpclkr0|defaultk 6disabledpwm@fd8b0010(rockchip,rk3588-pwmrockchip,rk3328-pwm ý‹0’‘ pwmpclkr1|defaultk 6disabledpwm@fd8b0020(rockchip,rk3588-pwmrockchip,rk3328-pwm ý‹ 0’‘ pwmpclkr2|defaultk 6disabledpwm@fd8b0030(rockchip,rk3588-pwmrockchip,rk3328-pwm ý‹00’‘ pwmpclkr3|defaultk 6disabledpower-management@fd8d8000&rockchip,rk3588-pmusysconsimple-mfd ý�€lpower-controller!rockchip,rk3588-power-controllerv+6okay power-domain@8 v+power-domain@9  0!#" Š456v+power-domain@10 0!#"Š7vpower-domain@11 0!#"Š8vpower-domain@12 0Š9:;<vpower-domain@13 +vpower-domain@14 (0€¯­�Š=vpower-domain@15  0…¯­†Š>vpower-domain@16 0µ¶ Š?@A+vpower-domain@17  0ºµ¶» ŠBCDvpower-domain@21 �0¯®­°›š�žŸ ¡¢£¤¥¦¨§ ŠEFGHIJKL+vpower-domain@23 0CA¯ŠMvpower-domain@14  0€¯­�Š=vpower-domain@15 0…¯­Š>vpower-domain@22 0«ªŠNvpower-domain@24 0[Z]ŠOP+vpower-domain@25 80çèæäßÞZŠQvpower-domain@26 80QŠRSvpower-domain@27 00ÒÓÐÏÖÕŠTUVW+vpower-domain@28  0ÒÓŠXYvpower-domain@29 (0ÇÆÊÉÓŠZ[vpower-domain@30 0z{Š\vpower-domain@31 @0WŒÀ�Ž��‘Š]^_`vpower-domain@33 !0WZ[vpower-domain@34 "0WZ[vpower-domain@37 %0Š2Šavpower-domain@38 &045vpower-domain@40 (Šbvvideo-codec@fdb50000+rockchip,rk3588-vpu121rockchip,rk3568-vpu ýµ×wvdpu0±² aclkhclk‘c( iommu@fdb50800,rockchip,rk3588-iommurockchip,rk3568-iommu ýµ@×v aclkiface0±²( 6crga@fdb80000(rockchip,rk3588-rgarockchip,rk3288-rga ý¸€×t0¨§©aclkhclksclkirqp Ccoreaxiahb( video-codec@fdba0000rockchip,rk3588-vepu121 ýº×z0�ž aclkhclk‘d( iommu@fdba0800,rockchip,rk3588-iommurockchip,rk3568-iommu ýº@×y0�ž aclkiface( 6dvideo-codec@fdba4000rockchip,rk3588-vepu121 ýº@×|0Ÿ  aclkhclk‘e( iommu@fdba4800,rockchip,rk3588-iommurockchip,rk3568-iommu ýºH@×{0Ÿ  aclkiface( 6evideo-codec@fdba8000rockchip,rk3588-vepu121 ýº€×~0¡¢ aclkhclk‘f( iommu@fdba8800,rockchip,rk3588-iommurockchip,rk3568-iommu ýºˆ@×}0¡¢ aclkiface( 6fvideo-codec@fdbac000rockchip,rk3588-vepu121 ýºÀ×€0£¤ aclkhclk‘g( iommu@fdbac800,rockchip,rk3588-iommurockchip,rk3568-iommu ýºÈ@×0£¤ aclkiface( 6gvideo-codec@fdc70000rockchip,rk3588-av1-vpu ýÇ×lvdpu7ACGׄׄ0AC aclkhclk(  iþýÿvop@fdd90000rockchip,rk3588-vop  ýÙBýÙP˜vopgamma-lutל80]\abcd[7aclkhclkdclk_vp0dclk_vp1dclk_vp2dclk_vp3pclk_vop‘h( ei¢j³kÄl 6disabledports+port@0+ port@1+ port@2+ port@3+ iommu@fdd97e00,rockchip,rk3588-iommurockchip,rk3568-iommu  ýÙ~ýÙל0]\ aclkiface6(  6disabledhi2s@fddc0000rockchip,rk3588-i2s-tdm ýÜ׸0ììámclk_txmclk_rxhclk7êÑEmJtx( i¸Ctx-mè 6disabledi2s@fddf0000rockchip,rk3588-i2s-tdm ýß×¹0445mclk_txmclk_rxhclk71ÑEmJtx( iØCtx-mè 6disabledi2s@fddfc000rockchip,rk3588-i2s-tdm ýßÀ×½000,mclk_txmclk_rxhclk7-ÑEmJrx( iìCrx-mè 6disabledqos@fdf35000rockchip,rk3588-qossyscon ýóP 9qos@fdf35200rockchip,rk3588-qossyscon ýóR :qos@fdf35400rockchip,rk3588-qossyscon ýóT ;qos@fdf35600rockchip,rk3588-qossyscon ýóV <qos@fdf36000rockchip,rk3588-qossyscon ýó` \qos@fdf39000rockchip,rk3588-qossyscon ýó� aqos@fdf3d800rockchip,rk3588-qossyscon ýóØ bqos@fdf3e000rockchip,rk3588-qossyscon ýóà ^qos@fdf3e200rockchip,rk3588-qossyscon ýóâ ]qos@fdf3e400rockchip,rk3588-qossyscon ýóä _qos@fdf3e600rockchip,rk3588-qossyscon ýóæ `qos@fdf40000rockchip,rk3588-qossyscon ýô Zqos@fdf40200rockchip,rk3588-qossyscon ýô [qos@fdf40400rockchip,rk3588-qossyscon ýô Tqos@fdf40500rockchip,rk3588-qossyscon ýô Uqos@fdf40600rockchip,rk3588-qossyscon ýô Vqos@fdf40800rockchip,rk3588-qossyscon ýô Wqos@fdf41000rockchip,rk3588-qossyscon ýô Xqos@fdf41100rockchip,rk3588-qossyscon ýô Yqos@fdf60000rockchip,rk3588-qossyscon ýö ?qos@fdf60200rockchip,rk3588-qossyscon ýö @qos@fdf60400rockchip,rk3588-qossyscon ýö Aqos@fdf61000rockchip,rk3588-qossyscon ýö Bqos@fdf61200rockchip,rk3588-qossyscon ýö Cqos@fdf61400rockchip,rk3588-qossyscon ýö Dqos@fdf62000rockchip,rk3588-qossyscon ýö =qos@fdf63000rockchip,rk3588-qossyscon ýö0 >qos@fdf64000rockchip,rk3588-qossyscon ýö@ Mqos@fdf66000rockchip,rk3588-qossyscon ýö` Eqos@fdf66200rockchip,rk3588-qossyscon ýöb Fqos@fdf66400rockchip,rk3588-qossyscon ýöd Gqos@fdf66600rockchip,rk3588-qossyscon ýöf Hqos@fdf66800rockchip,rk3588-qossyscon ýöh Iqos@fdf66a00rockchip,rk3588-qossyscon ýöj Jqos@fdf66c00rockchip,rk3588-qossyscon ýöl Kqos@fdf66e00rockchip,rk3588-qossyscon ýön Lqos@fdf67000rockchip,rk3588-qossyscon ýöp Nqos@fdf67200rockchip,rk3588-qossyscon ýör qos@fdf70000rockchip,rk3588-qossyscon ý÷ 7qos@fdf71000rockchip,rk3588-qossyscon ý÷ 8qos@fdf72000rockchip,rk3588-qossyscon ý÷ 4qos@fdf72200rockchip,rk3588-qossyscon ý÷" 5qos@fdf72400rockchip,rk3588-qossyscon ý÷$ 6qos@fdf80000rockchip,rk3588-qossyscon ýø Qqos@fdf81000rockchip,rk3588-qossyscon ýø Rqos@fdf81200rockchip,rk3588-qossyscon ýø Sqos@fdf82000rockchip,rk3588-qossyscon ýø Oqos@fdf82200rockchip,rk3588-qossyscon ýø" Pdfi@fe060000 þrockchip,rk3588-dfi@×&0:Änpcie@fe180000*rockchip,rk3588-pcierockchip,rk3568-pcieù0?00CH>MR°)aclk_mstaclk_slvaclk_dbipclkauxpipeÿpciP×ø÷öõôsyspmcmsglegacyerr`'oooo5FU0p0]Q) Vpcie-phy( "Tóóó ó à@ À@0 @À@þó˜dbiapbconfigi). Cpwrpipe+ 6disabledlegacy-interrupt-controllerg ×õopcie@fe190000*rockchip,rk3588-pcierockchip,rk3568-pcieù@O00DI?NSs)aclk_mstaclk_slvaclk_dbipclkauxpipeÿpciP×ýüûúùsyspmcmsglegacyerr`'qqqq5FU@p@]Qr Vpcie-phy( "Tôôô ô à@ @0 A@þô˜dbiapbconfigi*/ Cpwrpipe+6okay|defaultrs |tˆulegacy-interrupt-controllerg ×úqethernet@fe1c0000&rockchip,rk3588-gmacsnps,dwmac-4.20a þ ×êémacirqeth_wake_irq(067Y^50stmmacethclk_mac_refpclk_macaclk_macptp_ref( !i$ Cstmmacethei˜+©v¹ÊwÝxð 6disabledmdiosnps,dwmac-mdio+stmmac-axi-configùvrx-queues-config#wqueue0queue1tx-queues-config9xqueue0queue1sata@fe210000'rockchip,rk3588-dwc-ahcisnps,dwc-ahci þ!×(0b_eTosatapmaliverxoobrefasicO+ 6disabledsata-port@0 a@Qr Vsata-phyn } sata@fe230000'rockchip,rk3588-dwc-ahcisnps,dwc-ahci þ#×(0dagVqsatapmaliverxoobrefasicO+ 6disabledsata-port@0 a@Q) Vsata-phyn } spi@fe2b0000 rockchip,sfc þ+@×Î0/0clk_sfchclk_sfc+6okay|defaultryflash@0jedec,spi-nor Œõឯmmc@fe2c00000rockchip,rk3588-dw-mshcrockchip,rk3288-dw-mshc þ,@×Ë 0  ­®biuciuciu-driveciu-sampleÀ� ëÂ|defaultrz{|}( (6okay¥ËÜçîö~mmc@fe2d00000rockchip,rk3588-dw-mshcrockchip,rk3288-dw-mshc þ-@×Ì 0Š‹«¬biuciuciu-driveciu-sampleÀ� ëÂ|defaultr€( % 6disabledmmc@fe2e0000rockchip,rk3588-dwcmshc þ.×Í7-., G ëÂn6 ëÂ(0,*+-.corebusaxiblocktimer� ëÂr�‚ƒ„…|default(iCcorebusaxiblocktimer6okay¥î#1@i2s@fe470000rockchip,rk3588-i2s-tdm þG×´0+/(mclk_txmclk_rxhclk7)-ÑE..Jtxrx( &i*+ Ctx-mrx-mZ|default(r†‡ˆ‰Š‹Œ�Ž�è 6disabledi2s@fe480000rockchip,rk3588-i2s-tdm þH×µ0y}umclk_txmclk_rxhclkE..Jtxrxi^_ Ctx-mrx-mZ|default(r�‘’“”•–—˜™è 6disabledi2s@fe490000(rockchip,rk3588-i2srockchip,rk3066-i2s þI×¶0i2s_clki2s_hclk7ÑEššJtxrx( &|defaultr›œ�žè 6disabledi2s@fe4a0000(rockchip,rk3588-i2srockchip,rk3066-i2s þJ×·0%i2s_clki2s_hclk7"ÑEššJtxrx( &|defaultrŸ ¡¢è 6disabledinterrupt-controller@fe600000 arm,gic-v3  þ`þh× guþa¨8Š+msi-controller@fe640000arm,gic-v3-its þdŠ™pmsi-controller@fe660000arm,gic-v3-its þfŠ™ppi-partitionsinterrupt-partition-0¤interrupt-partition-1¤ dma-controller@fea10000arm,pl330arm,primecell þ¡@ ×VW­0n apb_pclkÄ.dma-controller@fea30000arm,pl330arm,primecell þ£@ ×XY­0o apb_pclkÄši2c@fea90000(rockchip,rk3588-i2crockchip,rk3399-i2c þ©0ƒ{ i2cpclk×>r£|default+ 6disabledi2c@feaa0000(rockchip,rk3588-i2crockchip,rk3399-i2c þª0„| i2cpclk×?r¤|default+6okayrtc@51haoyu,hym8563 Q½òhym8563Ïi2c@feab0000(rockchip,rk3588-i2crockchip,rk3399-i2c þ«0…} i2cpclk×@r¥|default+ 6disabledi2c@feac0000(rockchip,rk3588-i2crockchip,rk3399-i2c þ¬0†~ i2cpclk×Ar¦|default+ 6disabledi2c@fead0000(rockchip,rk3588-i2crockchip,rk3399-i2c þ­0‡ i2cpclk×Br§|default+ 6disabledtimer@feae0000,rockchip,rk3588-timerrockchip,rk3288-timer þ® ×!0TW pclktimerwatchdog@feaf0000 rockchip,rk3588-wdtsnps,dw-wdt þ¯0dc tclkpclk×;spi@feb00000(rockchip,rk3588-spirockchip,rk3066-spi þ°×F0—’spiclkapb_pclkE..JtxrxÝ r¨©ª|default+ 6disabledspi@feb10000(rockchip,rk3588-spirockchip,rk3066-spi þ±×G0˜“spiclkapb_pclkE..JtxrxÝ r«¬­|default+ 6disabledspi@feb20000(rockchip,rk3588-spirockchip,rk3066-spi þ²×H0™”spiclkapb_pclkEššJtxrxÝr®¯|default+6okay7™G ëÂpmic@0rockchip,rk806  °×|defaultr±²³´ŒB@äü- - - - ,- 8- D- P- \- h- uµ ‚- �¶ œ¶ ©- µ Ådvs1-null-pins Ñgpio_pwrctrl1 Öpin_fun0²dvs2-null-pins Ñgpio_pwrctrl2 Öpin_fun0³dvs3-null-pins Ñgpio_pwrctrl3 Öpin_fun0´regulatorsdcdc-reg1Ê ß�Üdpô~ð §vdd_gpu_s0 0Ô"regulator-state-mem,dcdc-reg2¶ÊÜdpô~ð§vdd_cpu_lit_s0 0Ôregulator-state-mem,dcdc-reg3¶ÊÜ L¸ô q° §vdd_log_s0 0Ôregulator-state-mem, û q°dcdc-reg4¶ÊÜdpô~ð §vdd_vdenc_s0 0Ôregulator-state-mem,dcdc-reg5¶ÊÜ L¸ô »  §vdd_ddr_s0 0Ôregulator-state-mem, û øPdcdc-reg6¶Ê §vdd2_ddr_s3regulator-state-mem dcdc-reg7¶ÊÜ„€ô„€§vdd_2v0_pldo_s3 0Ôµregulator-state-mem  û„€dcdc-reg8¶ÊÜ2Z ô2Z  §vcc_3v3_s3øregulator-state-mem  û2Z dcdc-reg9¶Ê §vddq_ddr_s0regulator-state-mem,dcdc-reg10¶ÊÜw@ôw@ §vcc_1v8_s3regulator-state-mem  ûw@pldo-reg1¶ÊÜw@ôw@ §avcc_1v8_s0Øregulator-state-mem,pldo-reg2¶ÊÜw@ôw@ §vcc_1v8_s0regulator-state-mem, ûw@pldo-reg3¶ÊÜO€ôO€ §avdd_1v2_s0regulator-state-mem,pldo-reg4¶ÊÜ2Z ô2Z  0Ô §vcc_3v3_s0regulator-state-mem,pldo-reg5¶ÊÜw@ô2Z  0Ô §vccio_sd_s0regulator-state-mem,pldo-reg6¶ÊÜw@ôw@ §pldo6_s3regulator-state-mem  ûw@nldo-reg1¶ÊÜ q°ô q° §vdd_0v75_s3regulator-state-mem  û q°nldo-reg2¶ÊÜ øPô øP§vdd_ddr_pll_s0regulator-state-mem, û øPnldo-reg3¶ÊÜ q°ô q° §avdd_0v75_s0regulator-state-mem,nldo-reg4¶ÊÜ øPô øP §vdd_0v85_s0regulator-state-mem,nldo-reg5¶ÊÜ q°ô q° §vdd_0v75_s0regulator-state-mem,spi@feb30000(rockchip,rk3588-spirockchip,rk3066-spi þ³×I0š•spiclkapb_pclkEššJtxrxÝ r·¸¹|default+ 6disabledserial@feb40000&rockchip,rk3588-uartsnps,dw-apb-uart þ´×L0«Ÿbaudclkapb_pclkE.. Jtxrxrº|default^T 6disabledserial@feb50000&rockchip,rk3588-uartsnps,dw-apb-uart þµ×M0¯ baudclkapb_pclkE. . Jtxrxr»|default^T6okayserial@feb60000&rockchip,rk3588-uartsnps,dw-apb-uart þ¶×N0³¡baudclkapb_pclkE. . Jtxrxr¼|default^T 6disabledserial@feb70000&rockchip,rk3588-uartsnps,dw-apb-uart þ·×O0·¢baudclkapb_pclkEš š Jtxrxr½|default^T 6disabledserial@feb80000&rockchip,rk3588-uartsnps,dw-apb-uart þ¸×P0»£baudclkapb_pclkEš š Jtxrxr¾|default^T 6disabledserial@feb90000&rockchip,rk3588-uartsnps,dw-apb-uart þ¹×Q0¿¤baudclkapb_pclkEš šJtxrxr¿|default^T 6disabledserial@feba0000&rockchip,rk3588-uartsnps,dw-apb-uart þº×R0Ã¥baudclkapb_pclkEmmJtxrxrÀ|default^T 6disabledserial@febb0000&rockchip,rk3588-uartsnps,dw-apb-uart þ»×S0Ǧbaudclkapb_pclkEm m JtxrxrÁ|default^T 6disabledserial@febc0000&rockchip,rk3588-uartsnps,dw-apb-uart þ¼×T0˧baudclkapb_pclkEm m JtxrxrÂÃ|default^T6okaypwm@febd0000(rockchip,rk3588-pwmrockchip,rk3328-pwm þ½0LK pwmpclkrÄ|defaultk 6disabledpwm@febd0010(rockchip,rk3588-pwmrockchip,rk3328-pwm þ½0LK pwmpclkrÅ|defaultk 6disabledpwm@febd0020(rockchip,rk3588-pwmrockchip,rk3328-pwm þ½ 0LK pwmpclkrÆ|defaultk 6disabledpwm@febd0030(rockchip,rk3588-pwmrockchip,rk3328-pwm þ½00LK pwmpclkrÇ|defaultk 6disabledpwm@febe0000(rockchip,rk3588-pwmrockchip,rk3328-pwm þ¾0ON pwmpclkrÈ|defaultk 6disabledpwm@febe0010(rockchip,rk3588-pwmrockchip,rk3328-pwm þ¾0ON pwmpclkrÉ|defaultk 6disabledpwm@febe0020(rockchip,rk3588-pwmrockchip,rk3328-pwm þ¾ 0ON pwmpclkrÊ|defaultk 6disabledpwm@febe0030(rockchip,rk3588-pwmrockchip,rk3328-pwm þ¾00ON pwmpclkrË|defaultk6okayópwm@febf0000(rockchip,rk3588-pwmrockchip,rk3328-pwm þ¿0RQ pwmpclkrÌ|defaultk 6disabledpwm@febf0010(rockchip,rk3588-pwmrockchip,rk3328-pwm þ¿0RQ pwmpclkrÍ|defaultk 6disabledpwm@febf0020(rockchip,rk3588-pwmrockchip,rk3328-pwm þ¿ 0RQ pwmpclkrÎ|defaultk6okayôpwm@febf0030(rockchip,rk3588-pwmrockchip,rk3328-pwm þ¿00RQ pwmpclkrÏ|defaultk6okayõthermal-zonespackage-thermal / E SÐtripspackage-crit cÁ8 o criticalbigcore0-thermal /d E SÐtripsbigcore0-alert cL oÐpassiveÑbigcore0-crit cÁ8 o criticalcooling-mapsmap0 zÑ ÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿbigcore2-thermal /d E SÐtripsbigcore2-alert cL oÐpassiveÒbigcore2-crit cÁ8 o criticalcooling-mapsmap0 zÒ ÿÿÿÿÿÿÿÿ ÿÿÿÿÿÿÿÿlittlecore-thermal /d E SÐtripslittlecore-alert cL oÐpassiveÓlittlecore-crit cÁ8 o criticalcooling-mapsmap0 zÓ0 ÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿcenter-thermal / E SÐtripscenter-crit cÁ8 o criticalgpu-thermal /d E SÐtripsgpu-alert cL oÐpassiveÔgpu-crit cÁ8 o criticalcooling-mapsmap0 zÔ Õÿÿÿÿÿÿÿÿnpu-thermal / E SÐtripsnpu-crit cÁ8 o criticaltsadc@fec00000rockchip,rk3588-tsadc þÀ×�0ž�tsadcapb_pclk7žG„€iVWCtsadc-apbtsadc ŽÔÀ ¥ ¼rÖ ××|defaultsleep á6okayÐadc@fec10000rockchip,rk3588-saradc þÁ׎ ÷0‘�saradcapb_pclkiU Csaradc-apb6okay Øði2c@fec80000(rockchip,rk3588-i2crockchip,rk3399-i2c þÈ0ˆ€ i2cpclk×CrÙ|default+ 6disabledi2c@fec90000(rockchip,rk3588-i2crockchip,rk3399-i2c þÉ0‰� i2cpclk×DrÚ|default+ 6disabledi2c@feca0000(rockchip,rk3588-i2crockchip,rk3399-i2c þÊ0Š‚ i2cpclk×ErÛ|default+ 6disabledspi@fecb0000(rockchip,rk3588-spirockchip,rk3066-spi þË×J0›–spiclkapb_pclkEm mJtxrxÝ rÜÝÞ|default+ 6disabledefuse@fecc0000rockchip,rk3588-otp þÌ 0Œ‹��otpapb_pclkphyarbi§¦¨ Cotpapbarb+cpu-code@2 id@7 cpu-leakage@17 cpu-leakage@18 cpu-leakage@19 log-leakage@1a gpu-leakage@1b cpu-version@1c  npu-leakage@28 (codec-leakage@29 )dma-controller@fed10000arm,pl330arm,primecell þÑ@ ×Z[­0p apb_pclkÄmphy@fed60000rockchip,rk3588-hdptx-phy þÖ 0 TrefapbO8i#cde!""Cphyapbinitcmnlaneroplllcplleß 6disabledphy@fed80000rockchip,rk3588-usbdp-phy þØO0¡lVàrefclkimmortalpclkutmi(i   Cinitcmnlanepcs_apbpma_apb á -â >ã Tä 6disabled$phy@fee00000rockchip,rk3588-naneng-combphy þà0¨vW refapbpipe7¨GõáOi<CCphyapb d+ vå6okayrphy@fee20000rockchip,rk3588-naneng-combphy þâ0ªxW refapbpipe7ªGõáOi>ECphyapb d+ væ6okay)sram@ff001000 mmio-sram ÿðÿð+pinctrlrockchip,rk3588-pinctrleç+ègpio@fd8a0000rockchip,gpio-bank ýŠ×0qr µ Œè g Űgpio@fec20000rockchip,gpio-bank þÂ×0st µ Œè g Åñgpio@fec30000rockchip,gpio-bank þÃ×0uv µ Œè@ g Ågpio@fec40000rockchip,gpio-bank þÄ×0wx µ Œè` g Åtgpio@fec50000rockchip,gpio-bank þÅ×0yz µ Œè€ g Åpcfg-pull-up ˜ípcfg-pull-down ¥ëpcfg-pull-none ´épcfg-pull-none-drv-level-2 ´ Áïpcfg-pull-up-drv-level-1 ˜ Áîpcfg-pull-up-drv-level-2 ˜ Áêpcfg-pull-none-smt ´ Ðìauddsmbt1120can0can1can2cifclk32kcpuddrphych0ddrphych1ddrphych2ddrphych3dp0dp1emmcemmc-rstnout åé�emmc-bus8€ åêêêêêêêê‚emmc-clk åêƒemmc-cmd åê„emmc-data-strobe åë…eth1fspifspim2-pins` åêêêêêêygmac1gpuhdmii2c0i2c0m2-xfer åìì,i2c1i2c1m0-xfer å ì ì£i2c2i2c2m0-xfer å ì ì¤i2c3i2c3m0-xfer å ì ì¥i2c4i2c4m0-xfer å ì ì¦i2c5i2c5m0-xfer å ì ì§i2c6i2c6m0-xfer å ì ìÙi2c7i2c7m0-xfer å ì ìÚi2c8i2c8m0-xfer å ì ìÛi2s0i2s0-lrck åé†i2s0-sclk åé‡i2s0-sdi0 åéˆi2s0-sdi1 åé‰i2s0-sdi2 åéŠi2s0-sdi3 åé‹i2s0-sdo0 åéŒi2s0-sdo1 åé�i2s0-sdo2 åéŽi2s0-sdo3 åé�i2s1i2s1m0-lrck åé�i2s1m0-sclk åé‘i2s1m0-sdi0 åé’i2s1m0-sdi1 åé“i2s1m0-sdi2 åé”i2s1m0-sdi3 åé•i2s1m0-sdo0 å é–i2s1m0-sdo1 å é—i2s1m0-sdo2 å é˜i2s1m0-sdo3 å é™i2s2i2s2m1-lrck åé›i2s2m1-sclk å éœi2s2m1-sdi å é�i2s2m1-sdo å éži2s3i2s3-lrck åéŸi2s3-sclk åé i2s3-sdi åé¡i2s3-sdo åé¢jtaglitcpumcumipinpupcie20x1pcie30phypcie30x1pcie30x2pcie30x4pdm0pdm1pmicpmic-pinsp åíéééééé±pmupwm0pwm0m0-pins åé0pwm1pwm1m0-pins åé1pwm2pwm2m0-pins åé2pwm3pwm3m0-pins åé3pwm4pwm4m0-pins å éÄpwm5pwm5m0-pins å éÅpwm6pwm6m0-pins å éÆpwm7pwm7m0-pins å éÇpwm8pwm8m0-pins å éÈpwm9pwm9m0-pins å éÉpwm10pwm10m0-pins å éÊpwm11pwm11m1-pins å éËpwm12pwm12m0-pins å éÌpwm13pwm13m0-pins å éÍpwm14pwm14m1-pins å éÎpwm15pwm15m1-pins å éÏrefclksatasata0sata1sata2sdiosdiom1-pins` åéííííí€sdmmcsdmmc-bus4@ åêêêê}sdmmc-clk åêzsdmmc-cmd åê{sdmmc-det åí|spdif0spdif1spi0spi0m0-pins0 åîîîªspi0m0-cs0 åî¨spi0m0-cs1 åî©spi1spi1m1-pins0 åîîî­spi1m1-cs0 åî«spi1m1-cs1 åî¬spi2spi2m2-pins0 åî îî¯spi2m2-cs0 å î®spi3spi3m1-pins0 åî îî¹spi3m1-cs0 åî·spi3m1-cs1 åî¸spi4spi4m0-pins0 åîîîÞspi4m0-cs0 åîÜspi4m0-cs1 åîÝtsadctsadc-shut-org åéÖuart0uart0m1-xfer åí í/uart1uart1m1-xfer å í íºuart2uart2m0-xfer å í í»uart3uart3m1-xfer å í í¼uart4uart4m1-xfer å í í½uart5uart5m1-xfer å í í¾uart6uart6m1-xfer å í í¿uart7uart7m1-xfer å í íÀuart8uart8m1-xfer å í íÁuart9uart9m2-xfer å í íÂuart9m2-ctsn å éÃvopbt656gpio-functsadc-gpio-func åé×vdd_sdvdd-sd-en åíùpcie2pcie2-2-rst åéspcie2-2-vcc-en åéöusbvcc5v0-host-en å é÷ir-receiverir-receiver-pin åéòwireless-bluetoothbt-reset-pin åébt-wake-pin åíbt-wake-host-irq åëopp-table-cluster0operating-points-v2 ó opp-1008000000 þ<Ü  L¸ L¸~ð œ@opp-1200000000 þG†Œ  ß4 ß4~ð œ@opp-1416000000 þTfr  ¢„ ¢„~ð œ@ $opp-1608000000 þ_Ø"  øP øP~ð œ@opp-1800000000 þkIÒ ~ð~ð~ð œ@opp-table-cluster1operating-points-v2 óopp-1200000000 þG†Œ  L¸ L¸B@ œ@opp-1416000000 þTfr   B@ œ@opp-1608000000 þ_Ø"  ¢„ ¢„B@ œ@opp-1800000000 þkIÒ  øP øPB@ œ@opp-2016000000 þx)¸ HHB@ œ@opp-2208000000 þƒ›h llB@ œ@opp-2400000000 þ�  B@B@B@ œ@opp-table-cluster2operating-points-v2 óopp-1200000000 þG†Œ  L¸ L¸B@ œ@opp-1416000000 þTfr   B@ œ@opp-1608000000 þ_Ø"  ¢„ ¢„B@ œ@opp-1800000000 þkIÒ  øP øPB@ œ@opp-2016000000 þx)¸ HHB@ œ@opp-2208000000 þƒ›h llB@ œ@opp-2400000000 þ�  B@B@B@ œ@opp-tableoperating-points-v2!opp-300000000 þᣠ L¸ L¸ øPopp-400000000 þׄ  L¸ L¸ øPopp-500000000 þÍe  L¸ L¸ øPopp-600000000 þ#ÃF  L¸ L¸ øPopp-700000000 þ)¹'  ®` ®` øPopp-800000000 þ/¯  q° q° øPopp-900000000 þ5¤é  5 5 øPopp-1000000000 þ;šÊ  øP øP øPchosen 0serial2:1500000n8adc-keys adc-keys <ð Hbuttons Yw@ sdbutton-function �Function ‡Ð ’Bhir-receivergpio-ir-receiver ‚ñ|defaultròleds pwm-ledsled-0 �red_led ¬ ²off Öindicator Ànone Öÿ åóa¨led-1 �green_led ¬ ²on Öpower Àdefault-on Öÿ åôa¨led-2 �blue_led ¬ ²off Öindicator Ànone Öÿ åõa¨vcc3v3-pcie-wl-regulatorregulator-fixed ê ‚°|defaultrö§vcc3v3_pcie_wlÜ2Z ô2Z  ýˆ!-uvcc5v0-host-regulatorregulator-fixed §vcc5v0_hostʶÜLK@ôLK@ ê ñ |defaultr÷!-*vcc5v0-sys-regulatorregulator-fixed §vcc5v0_sys¶ÊÜLK@ôLK@-vcc-1v1-nldo-s3-regulatorregulator-fixed§vcc_1v1_nldo_s3¶ÊÜÈàôÈà!-¶vdd-3v3-sd-regulatorregulator-fixed §vdd_3v3_sd ‚ñÊ êÜ2Z ô2Z !ø|defaultrù~ compatibleinterrupt-parent#address-cells#size-cellsmodelgpio0gpio1gpio2gpio3gpio4i2c0i2c1i2c2i2c3i2c4i2c5i2c6i2c7i2c8serial0serial1serial2serial3serial4serial5serial6serial7serial8serial9spi0spi1spi2spi3spi4mmc0mmc1cpudevice_typeregenable-methodcapacity-dmips-mhzclocksassigned-clocksassigned-clock-ratescpu-idle-statesi-cache-sizei-cache-line-sizei-cache-setsd-cache-sized-cache-line-sized-cache-setsnext-level-cachedynamic-power-coefficient#cooling-cellsoperating-points-v2cpu-supplyphandleentry-methodlocal-timer-stoparm,psci-suspend-paramentry-latency-usexit-latency-usmin-residency-uscache-levelcache-unifiedportsarm,smc-idshmem#clock-cells#reset-cellsinterruptsclock-frequencyclock-output-namesinterrupt-namesrangesclock-namespower-domainsstatusmali-supplydr_modephysphy-namesphy_typeresetssnps,dis_enblslpm_quirksnps,dis-u1-entry-quirksnps,dis-u2-entry-quirksnps,dis-u2-freeclk-exists-quirksnps,dis-del-phy-power-chg-quirksnps,dis-tx-ipgap-linecheck-quirksnps,dis_rxdet_inp3_quirk#iommu-cellsreset-names#phy-cellsphy-supplyrockchip,grfpinctrl-0pinctrl-namesfcs,suspend-voltage-selectorregulator-nameregulator-always-onregulator-boot-onregulator-min-microvoltregulator-max-microvoltregulator-ramp-delayvin-supplyregulator-off-in-suspenddmasdma-namesreg-shiftreg-io-width#pwm-cells#power-domain-cellspm_qosiommusreg-namesrockchip,vop-grfrockchip,vo1-grfrockchip,pmuassigned-clock-parents#sound-dai-cellsbus-range#interrupt-cellsinterrupt-map-maskinterrupt-maplinux,pci-domainmax-link-speedmsi-mapnum-lanesinterrupt-controllerreset-gpiosvpcie3v3-supplyrockchip,php-grfsnps,axi-configsnps,mixed-burstsnps,mtl-rx-configsnps,mtl-tx-configsnps,tsosnps,blensnps,wr_osr_lmtsnps,rd_osr_lmtsnps,rx-queues-to-usesnps,tx-queues-to-useports-implementedhba-port-capsnps,rx-ts-maxsnps,tx-ts-maxspi-max-frequencyspi-rx-bus-widthspi-tx-bus-widthfifo-depthcap-sd-highspeeddisable-wpno-mmcno-sdiosd-uhs-sdr104vmmc-supplyvqmmc-supplyno-sdnon-removablemmc-hs400-1_8vmmc-hs400-enhanced-stroberockchip,trcm-sync-tx-onlymbi-aliasmbi-rangesmsi-controller#msi-cellsaffinityarm,pl330-periph-burst#dma-cellswakeup-sourcenum-cssystem-power-controllervcc1-supplyvcc2-supplyvcc3-supplyvcc4-supplyvcc5-supplyvcc6-supplyvcc7-supplyvcc8-supplyvcc9-supplyvcc10-supplyvcc11-supplyvcc12-supplyvcc13-supplyvcc14-supplyvcca-supplygpio-controller#gpio-cellspinsfunctionregulator-enable-ramp-delayregulator-suspend-microvoltregulator-on-in-suspendpolling-delay-passivepolling-delaythermal-sensorstemperaturehysteresistripcooling-devicerockchip,hw-tshut-temprockchip,hw-tshut-moderockchip,hw-tshut-polaritypinctrl-1#thermal-sensor-cells#io-channel-cellsvref-supplybitsrockchip,u2phy-grfrockchip,usb-grfrockchip,usbdpphy-grfrockchip,vo-grfrockchip,pipe-grfrockchip,pipe-phy-grfgpio-rangesbias-pull-upbias-pull-downbias-disabledrive-strengthinput-schmitt-enablerockchip,pinsopp-sharedopp-hzopp-microvoltclock-latency-nsopp-suspendstdout-pathio-channelsio-channel-nameskeyup-threshold-microvoltpoll-intervallabellinux,codepress-threshold-microvoltcolordefault-statelinux,default-triggermax-brightnesspwmsenable-active-highstartup-delay-usgpio