Ð þí8 (qh)sifive,hifive-premier-p550eswin,eic7700&SiFive HiFive Premier P550cpus,B@cpu@0sifive,p550riscv?cpuK@^€k€xƒ Ž@¡€®€»Æ  Ñriscv,sv48Úëïrv64i.þimafdchsscofpmfzbazbbzicsrzifenceiinterrupt-controllerriscv,cpu-intc.Ccpu@1sifive,p550riscvK@^€k€xƒ ?cpuŽ@¡€®€»Æ  Ñriscv,sv48Úëïrv64i.þimafdchsscofpmfzbazbbzicsrzifenceiinterrupt-controllerriscv,cpu-intc.Ccpu@2sifive,p550riscvK@^€k€xƒ ?cpuŽ@¡€®€»Æ  Ñriscv,sv48Úëïrv64i.þimafdchsscofpmfzbazbbzicsrzifenceiinterrupt-controllerriscv,cpu-intc.C cpu@3sifive,p550riscvK@^€k€xƒ ?cpuŽ@¡€®€»Æ  Ñriscv,sv48Úëïrv64i.þimafdchsscofpmfzbazbbzicsrzifenceiinterrupt-controllerriscv,cpu-intc.C l2-cache0cacheM@K`mWÚCl2-cache1cacheM@K`mWÚCl2-cache2cacheM@K`mWÚCl2-cache3cacheM@K`mWÚCpmu riscv,pmuHex  xx!!xH�@  !@šÿÿÿÿüÿxÿÿÿÿÿþÿxÿÿÿÿÿþÿxÿÿÿüÿxÿÿÿÀÿxÿÿÿÿÿÿýÿxÿÿþÿxÿÿÿÿðÿxÿÿþÿx ÿÿÿÿÿÿÀÿx ÿÿÿÿðÿx ÿÿÿÿÿÿüÿx ÿÿÿðÿx ÿÿÿÿ€ÿxÿÿÿÿøÿxÿÿÿüÿxsoc simple-busºÁÒtimer@2000000"eswin,eic7700-clintsifive,clint0ë@â    cache-controller@2010000,eswin,eic7700-l3-cachesifive,ccache0cacheë@öM@K`m@WCinterrupt-controller@c000000%eswin,eic7700-plicsifive,plic-1.0.0ë .@â    Cserial@50900000snps,dw-apb-uartëP�öd ëÂ)3okayserial@50910000snps,dw-apb-uartëP‘öe ëÂ) 3disabledserial@50920000snps,dw-apb-uartëP’öf ëÂ)3okayserial@50930000snps,dw-apb-uartëP“ög ëÂ) 3disabledserial@50940000snps,dw-apb-uartëP”öh ëÂ) 3disabledgpio@51600000snps,dw-apb-gpioëQ`€gpio-port@0snps,dw-apb-gpio-portë.€ö/0123456789:;<=>?@ABCDEFGHIJKLMN:J Qgpio-port@1snps,dw-apb-gpio-portë:J Qgpio-port@2snps,dw-apb-gpio-portë:J Qgpio-port@3snps,dw-apb-gpio-portë:JQaliases]/soc/serial@50900000choseneserial0:115200n8 #address-cells#size-cellscompatiblemodeltimebase-frequencydevice_typed-cache-block-sized-cache-setsd-cache-sized-tlb-setsd-tlb-sizei-cache-block-sizei-cache-setsi-cache-sizei-tlb-setsi-tlb-sizemmu-typenext-level-cacheregriscv,isa-baseriscv,isa-extensionstlb-split#interrupt-cellsinterrupt-controllerphandlecache-levelcache-unifiedriscv,event-to-mhpmcountersriscv,event-to-mhpmeventriscv,raw-event-to-mhpmcountersrangesinterrupt-parentdma-noncoherentinterrupts-extendedinterruptsriscv,ndevclock-frequencyreg-io-widthreg-shiftstatusgpio-controllerngpios#gpio-cellsserial0stdout-path