Ð þí¬É8£4( •¢ü;engicam,px30-core-edimm2.2engicam,px30-corerockchip,px30 +'7Engicam PX30.Core EDIMM2.2 Starter Kitaliases=/ethernet@ff360000G/i2c@ff180000L/i2c@ff190000Q/i2c@ff1a0000V/i2c@ff1b0000[/serial@ff030000c/serial@ff158000k/serial@ff160000s/serial@ff168000{/serial@ff170000ƒ/serial@ff178000‹/spi@ff1d0000�/spi@ff1d8000•/mmc@ff370000š/mmc@ff380000Ÿ/mmc@ff390000cpus+cpu@0¤cpuarm,cortex-a35°´psciÂÉØèZ!cpu@1¤cpuarm,cortex-a35°´psciÂÉØèZ!cpu@2¤cpuarm,cortex-a35°´psciÂÉØèZ! cpu@3¤cpuarm,cortex-a35°´psciÂÉØèZ! idle-states)pscicpu-sleeparm,idle-state6G^xoú„!cluster-sleeparm,idle-state6G^�oôÐ!opp-table-0operating-points-v2�!opp-600000000›#ÃF ¢~ð~ð™p°œ@Áopp-816000000›0£, ¢��™p°œ@opp-1008000000›<Ü ¢íØíØ™p°œ@opp-1200000000›G†Œ ¢Ö Ö ™p°œ@opp-1296000000›M?d ¢™p™p™p°œ@arm-pmuarm,cortex-a35-pmu0ÍdefgØ display-subsystemrockchip,display-subsystemë ñokayexternal-gmac-clock fixed-clockøúð€ gmac_clkinpsci arm,psci-1.0»smctimerarm,armv8-timer0Í   thermal-zonessoc-thermal(>èLî^ tripstrip-point-0npzЫpassivetrip-point-1nLzЫpassive!soc-critnÁ8zÐ «criticalcooling-mapsmap0… Šÿÿÿÿÿÿÿÿ™map1… Šÿÿÿÿÿÿÿÿ™gpu-thermal(d>è^ xin24m fixed-clockøn6xin24m!`power-management@ff000000$rockchip,px30-pmusysconsimple-mfd°ÿpower-controllerrockchip,px30-power-controller¦+!bpower-domain@5°Â<º¦power-domain@7°Â÷;º¦power-domain@9°  ²C@?º¦power-domain@10° @Âþÿ978:º¦power-domain@11° ¯ôKº¦power-domain@12° X·µ¶–—ýûüD56º¦power-domain@13° (³´ùú3º !"¦power-domain@14°ÂIº#¦syscon@ff010000'rockchip,px30-pmugrfsysconsimple-mfd°ÿ+!Šio-domains$rockchip,px30-pmu-io-voltage-domainñokayÁ$Ï$reboot-modesyscon-reboot-modeÝäRBÃôRBà RBÃRBÃRBÃserial@ff030000$rockchip,px30-uartsnps,dw-apb-uart°ÿ ÍÂ%%(baudclkapb_pclk4&&9txrxCMZdefault h'() ñdisabledi2s@ff070000&rockchip,px30-i2srockchip,rk3066-i2s°ÿ Í Â(i2s_clki2s_hclk4&&9txrxZdefaulth*+,-r ñdisabledi2s@ff080000&rockchip,px30-i2srockchip,rk3066-i2s°ÿ ÍÂ(i2s_clki2s_hclk4&&9txrxZdefaulth./01r ñdisabledinterrupt-controller@ff131000 arm,gic-400ƒ”@°ÿÿ ÿ@ ÿ`  Í !syscon@ff140000$rockchip,px30-grfsysconsimple-mfd°ÿ+!4io-domains rockchip,px30-io-voltage-domainñokay©$·$Å$Ó$á$ï2lvdsrockchip,px30-lvdsý3dphy 4lvdsñokayports+port@0°+endpoint@0°)5!„endpoint@1°)6!‡port@1°endpoint)7!›serial@ff158000$rockchip,px30-uartsnps,dw-apb-uart°ÿ€ ÍÂI(baudclkapb_pclk4&&9txrxCMZdefault h89: ñdisabledserial@ff160000$rockchip,px30-uartsnps,dw-apb-uart°ÿ ÍÂJ(baudclkapb_pclk4&&9txrxCMZdefaulth;ñokayserial@ff168000$rockchip,px30-uartsnps,dw-apb-uart°ÿ€ ÍÂK(baudclkapb_pclk4&&9txrxCMZdefault h<=> ñdisabledserial@ff170000$rockchip,px30-uartsnps,dw-apb-uart°ÿ ÍÂL(baudclkapb_pclk4&& 9txrxCMZdefault h?@A ñdisabledserial@ff178000$rockchip,px30-uartsnps,dw-apb-uart°ÿ€ ÍÂM(baudclkapb_pclk4& & 9txrxCMZdefault hBCD ñdisabledi2c@ff180000&rockchip,px30-i2crockchip,rk3399-i2c°ÿÂN (i2cpclk ÍZdefaulthE+ñokaypmic@20rockchip,rk809°  FÍZdefaulthG9Zrk808-clkout1rk808-clkout2hHtH€HŒH˜I¤I°I¼IÈHregulatorsDCDC_REG1Ôvdd_logã÷ ~ð!™p9qregulator-state-memNf~ðDCDC_REG2Ôvdd_armã÷ ~ð!™p9q!regulator-state-mem‚f~ðDCDC_REG3Ôvcc_ddrã÷regulator-state-memNDCDC_REG4Ôvcc_3v3ã÷ 2Z !2Z !$regulator-state-memNf2Z DCDC_REG5 Ôvcc3v3_sysã÷ 2Z !2Z !Iregulator-state-memNf2Z LDO_REG1Ôvcc_1v0ã÷ B@!B@regulator-state-memNfB@LDO_REG2Ôvcc_1v8ã÷ w@!w@!2regulator-state-memNfw@LDO_REG3Ôvdd_1v0ã÷ B@!B@regulator-state-memNfB@LDO_REG4 Ôvcc3v0_pmuã÷ 2Z !2Z regulator-state-memNf2Z LDO_REG5 Ôvccio_sdã÷ w@!2Z regulator-state-memNf2Z SWITCH_REG1÷ Ôvcc3v3_lcd!šSWITCH_REG2 Ôvcc5v0_hostã÷i2c@ff190000&rockchip,px30-i2crockchip,rk3399-i2c°ÿÂO (i2cpclk ÍZdefaulthJ+ ñdisabledi2c@ff1a0000&rockchip,px30-i2crockchip,rk3399-i2c°ÿÂP (i2cpclk Í ZdefaulthK+ ñdisabledi2c@ff1b0000&rockchip,px30-i2crockchip,rk3399-i2c°ÿ Q (i2cpclk Í ZdefaulthL+ ñdisabledspi@ff1d0000&rockchip,px30-spirockchip,rk3066-spi°ÿ ÍÂ$U(spiclkapb_pclk4& & 9txrxZdefaulthMNOP+ ñdisabledspi@ff1d8000&rockchip,px30-spirockchip,rk3066-spi°ÿ€ ÍÂ%V(spiclkapb_pclk4&&9txrxZdefaulthQRSTU+ ñdisabledwatchdog@ff1e0000rockchip,px30-wdtsnps,dw-wdt°ÿÂ[ Í% ñdisabledpwm@ff200000&rockchip,px30-pwmrockchip,rk3328-pwm°ÿ Â"S (pwmpclkZdefaulthV›ñokay!˜pwm@ff200010&rockchip,px30-pwmrockchip,rk3328-pwm°ÿ Â"S (pwmpclkZdefaulthW› ñdisabledpwm@ff200020&rockchip,px30-pwmrockchip,rk3328-pwm°ÿ Â"S (pwmpclkZdefaulthX› ñdisabledpwm@ff200030&rockchip,px30-pwmrockchip,rk3328-pwm°ÿ 0Â"S (pwmpclkZdefaulthY› ñdisabledpwm@ff208000&rockchip,px30-pwmrockchip,rk3328-pwm°ÿ €Â#T (pwmpclkZdefaulthZ› ñdisabledpwm@ff208010&rockchip,px30-pwmrockchip,rk3328-pwm°ÿ €Â#T (pwmpclkZdefaulth[› ñdisabledpwm@ff208020&rockchip,px30-pwmrockchip,rk3328-pwm°ÿ € Â#T (pwmpclkZdefaulth\› ñdisabledpwm@ff208030&rockchip,px30-pwmrockchip,rk3328-pwm°ÿ €0Â#T (pwmpclkZdefaulth]› ñdisabledtimer@ff210000*rockchip,px30-timerrockchip,rk3288-timer°ÿ! ÍÂY& (pclktimerdma-controller@ff240000arm,pl330arm,primecell°ÿ$@ͦ» (apb_pclk½!&tsadc@ff280000rockchip,px30-tsadc°ÿ( Í$È,ØÃPÂ,X(tsadcapb_pclkí¨ ôtsadc-apb 4ÔÀZinitdefaultsleeph^_!^+ñokayAX! saradc@ff288000,rockchip,px30-saradcrockchip,rk3399-saradc°ÿ(€ ÍTsÂ-W(saradcapb_pclkí¥ ôsaradc-apb ñdisablednvmem@ff290000rockchip,px30-otp°ÿ)@Â/Za(otpapb_pclkphyí´ôphy+id@7°cpu-leakage@17°performance@1e°…clock-controller@ff2b0000rockchip,px30-cru°ÿ+ Â`% (xin24mgpll 4Š8È«°ðõ@IØFÏq ë ëÂðÑ€ðÑ€õá ëÂ!clock-controller@ff2bc000rockchip,px30-pmucru°ÿ+ÀÂ`(xin24m 4ŠÈ%%% ØG†Œõጺ€!%syscon@ff2c0000,rockchip,px30-usb2phy-grfsysconsimple-mfd°ÿ,+usb2phy@100rockchip,px30-usb2phy° Â% (phyclkÈ—a usb480m_phyñokay!ahost-port® ÍD ¹linestateñokay!dotg-port®$ÍBA@¹otg-bvalidotg-idlinestateñokay!cphy@ff2e0000rockchip,px30-dsi-dphy°ÿ.Â% E (refpclkí>ôapb®Éb ñokay!3phy@ff2f0000rockchip,px30-csi-dphy°ÿ/@ÂF(pclk®Éb í/ôapb 4 ñdisabled!‰usb@ff3000000rockchip,px30-usbrockchip,rk3066-usbsnps,dwc2°ÿ0 Í>Â(otg×otgßñ€€@ ýc usb2-phyÉbñokayusb@ff340000 generic-ehci°ÿ4 Í<ÂýdusbÉbñokayusb@ff350000 generic-ohci°ÿ5 Í=ÂýdusbÉbñokayethernet@ff360000rockchip,px30-gmac°ÿ6 Í+¹macirq@Â>??@A²CL[(stmmacethmac_clk_rxmac_clk_txclk_mac_refclk_mac_refoutaclk_macpclk_macclk_mac_speed 4rmiiZdefaulthefÉb í^ ôstmmacethñokayoutput%$0 FÃPÃP [g mmc@ff370000.rockchip,px30-dw-mshcrockchip,rk3288-dw-mshc°ÿ7@ Í6 Â÷;CD(biuciuciu-driveciu-sampleku€ðÑ€ZdefaulthhijkÉbñokayŽŸ ±$½$mmc@ff380000.rockchip,px30-dw-mshcrockchip,rk3288-dw-mshc°ÿ8@ Í7 Âÿ8EF(biuciuciu-driveciu-sampleku€ðÑ€Zdefault hlmnÉb ñokay+øúð€ÊŽ×íoøwifi@1brcm,bcm4329-fmac°mmc@ff390000.rockchip,px30-dw-mshcrockchip,rk3288-dw-mshc°ÿ9@ Í5 Â9GH(biuciuciu-driveciu-sampleku€ðÑ€Zdefault hpqrÉb ñokay&øspi@ff3a0000 rockchip,sfc°ÿ:@ Í8Â:(clk_sfchclk_sfc hstuZdefaultÉb  ñdisablednand-controller@ff3b0000rockchip,px30-nfc°ÿ;@ Í9Âþ7(ahbnfcÈ7ØðÑ€Zdefault hvwxyz{|}Éb  ñdisabledopp-table-1operating-points-v2!~opp-200000000› ë¢~ðopp-300000000›á£¢à˜opp-400000000›ׄ¢�opp-480000000›œ8¢*ˆgpu@ff400000$rockchip,px30-maliarm,mali-bifrost°ÿ@@$Í/.- ¹jobmmugpuÂIÉÉb~ ñdisabled!video-codec@ff442000rockchip,px30-vpu°ÿD ÍPO ¹vepuvdpu¯ô (aclkhclk5Éb iommu@ff442800rockchip,iommu°ÿD( ÍQ¯ô (aclkiface<Éb !dsi@ff450000(rockchip,px30-mipi-dsisnps,dw-mipi-dsi°ÿE ÍKÂD(pclký3dphyÉb í=ôapb 4+ ñdisabledports+port@0°+endpoint@0°)€!ƒendpoint@1°)�!†vop@ff460000rockchip,px30-vop-big°ÿFü ÍMµ–û(aclk_vopdclk_vophclk_vopí345 ôaxiahbdclk5‚Éb ñokayport+! endpoint@0°)ƒ!€endpoint@1°)„!5iommu@ff460f00rockchip,iommu°ÿF ÍMµû (aclkifaceÉb <ñokay!‚vop@ff470000rockchip,px30-vop-lit°ÿGü ÍN¶—ü(aclk_vopdclk_vophclk_vopí789 ôaxiahbdclk5…Éb ñokayport+! endpoint@0°)†!�endpoint@1°)‡!6iommu@ff470f00rockchip,iommu°ÿG ÍN¶ü (aclkifaceÉb <ñokay!…isp@ff4a0000rockchip,px30-cif-isp°ÿJ€$ÍFIJ ¹ispmimipi Â3´ú_(ispaclkhclkpclk5ˆý‰dphyÉb  ñdisabledports+port@0°+iommu@ff4a8000rockchip,iommu°ÿJ€ ÍF´ú (aclkifaceÉb I<!ˆqos@ff518000rockchip,px30-qossyscon°ÿQ€ !qos@ff520000rockchip,px30-qossyscon°ÿR !#qos@ff52c000rockchip,px30-qossyscon°ÿRÀ !qos@ff538000rockchip,px30-qossyscon°ÿS€ !qos@ff538080rockchip,px30-qossyscon°ÿS€€ !qos@ff538100rockchip,px30-qossyscon°ÿS� !qos@ff538180rockchip,px30-qossyscon°ÿS�€ !qos@ff540000rockchip,px30-qossyscon°ÿT !qos@ff540080rockchip,px30-qossyscon°ÿT€ !qos@ff548000rockchip,px30-qossyscon°ÿT€ !qos@ff548080rockchip,px30-qossyscon°ÿT€€ !qos@ff548100rockchip,px30-qossyscon°ÿT� ! qos@ff548180rockchip,px30-qossyscon°ÿT�€ !!qos@ff548200rockchip,px30-qossyscon°ÿT‚ !"qos@ff550000rockchip,px30-qossyscon°ÿU !qos@ff550080rockchip,px30-qossyscon°ÿU€ !qos@ff550100rockchip,px30-qossyscon°ÿU !qos@ff550180rockchip,px30-qossyscon°ÿU€ !qos@ff558000rockchip,px30-qossyscon°ÿU€ !qos@ff558080rockchip,px30-qossyscon°ÿU€€ !pinctrlrockchip,px30-pinctrl 4dŠ+qgpio@ff040000rockchip,gpio-bank°ÿ ÍÂ%xˆ”ƒ!Fgpio@ff250000rockchip,gpio-bank°ÿ% ÍÂ\xˆ”ƒ!–gpio@ff260000rockchip,gpio-bank°ÿ& ÍÂ]xˆ”ƒ!ggpio@ff270000rockchip,gpio-bank°ÿ' ÍÂ^xˆ”ƒpcfg-pull-up”!�pcfg-pull-down¡pcfg-pull-none°!Œpcfg-pull-none-2ma°½pcfg-pull-up-2ma”½pcfg-pull-up-4ma”½!Žpcfg-pull-none-4ma°½pcfg-pull-down-4ma¡½pcfg-pull-none-8ma°½!‘pcfg-pull-up-8ma”½!�pcfg-pull-none-12ma°½ !“pcfg-pull-up-12ma”½ !’pcfg-pull-none-smt°Ì!‹pcfg-output-highápcfg-output-lowípcfg-input-high”ø!�pcfg-inputøi2c0i2c0-xfer ‹ ‹!Ei2c1i2c1-xfer ‹‹!Ji2c2i2c2-xfer ‹‹!Ki2c3i2c3-xfer  ‹ ‹!Ltsadctsadc-otp-pin Œ!^tsadc-otp-out Œ!_uart0uart0-xfer  � �!'uart0-cts  Œ!(uart0-rts  Œ!)uart1uart1-xfer ��!8uart1-cts Œ!9uart1-rts Œ!:uart2-m0uart2m0-xfer ��uart2-m1uart2m1-xfer  ��!;uart3-m0uart3m0-xfer ��uart3m0-cts Œuart3m0-rts Œuart3-m1uart3m1-xfer ��!<uart3m1-cts  Œ!=uart3m1-rts  Œ!>uart4uart4-xfer ��!?uart4-cts Œ!@uart4-rts Œ!Auart5uart5-xfer ��!Buart5-cts Œ!Cuart5-rts Œ!Dspi0spi0-clk Ž!Mspi0-csn Ž!Nspi0-miso  Ž!Ospi0-mosi  Ž!Pspi0-clk-hs �spi0-miso-hs  �spi0-mosi-hs  �spi1spi1-clk Ž!Qspi1-csn0  Ž!Rspi1-csn1  Ž!Sspi1-miso Ž!Tspi1-mosi  Ž!Uspi1-clk-hs �spi1-miso-hs �spi1-mosi-hs  �pdmpdm-clk0m0 Œpdm-clk0m1 Œpdm-clk1 Œpdm-sdi0m0 Œpdm-sdi0m1 Œpdm-sdi1 Œpdm-sdi2 Œpdm-sdi3 Œpdm-clk0m0-sleep �pdm-clk0m1-sleep �pdm-clk1-sleep �pdm-sdi0m0-sleep �pdm-sdi0m1-sleep �pdm-sdi1-sleep �pdm-sdi2-sleep �pdm-sdi3-sleep �i2s0i2s0-8ch-mclk Œi2s0-8ch-sclktx Œi2s0-8ch-sclkrx  Œi2s0-8ch-lrcktx Œi2s0-8ch-lrckrx  Œi2s0-8ch-sdo0 Œi2s0-8ch-sdo1 Œi2s0-8ch-sdo2 Œi2s0-8ch-sdo3 Œi2s0-8ch-sdi0 Œi2s0-8ch-sdi1  Œi2s0-8ch-sdi2  Œi2s0-8ch-sdi3 Œi2s1i2s1-2ch-mclk Œi2s1-2ch-sclk Œ!*i2s1-2ch-lrck Œ!+i2s1-2ch-sdi Œ!,i2s1-2ch-sdo Œ!-i2s2i2s2-2ch-mclk Œi2s2-2ch-sclk Œ!.i2s2-2ch-lrck Œ!/i2s2-2ch-sdi Œ!0i2s2-2ch-sdo Œ!1sdmmcsdmmc-clk ‘!hsdmmc-cmd �!isdmmc-det �!jsdmmc-bus1 �sdmmc-bus4@ ����!ksdiosdio-clk Œ!nsdio-cmd �!msdio-bus4@ ����!lemmcemmc-clk  ‘!pemmc-cmd  �!qemmc-rstnout  Œemmc-bus1 �emmc-bus4@ ����emmc-bus8€ ��������!rflashflash-cs0 Œ!yflash-rdy  Œ!{flash-dqs  Œ!}flash-ale  Œ!vflash-cle  Œ!xflash-wrn  Œ!|flash-csl Œflash-rdn Œ!zflash-bus8€ ’’’’’’’’!wsfcsfc-bus4@ ŒŒŒŒ!usfc-bus2 ŒŒsfc-cs0 Œ!tsfc-clk  Œ!slcdclcdc-rgb-dclk-pin “lcdc-rgb-m0-hsync-pin “lcdc-rgb-m0-vsync-pin “lcdc-rgb-m0-den-pin “lcdc-rgb888-m0-data-pins€ ‘‘‘‘ ‘ ‘ ‘‘‘‘ ‘ ‘‘‘‘‘‘‘‘‘‘‘‘‘lcdc-rgb666-m0-data-pins ‘‘‘‘ ‘ ‘ ‘‘‘‘ ‘ ‘‘‘‘‘‘‘lcdc-rgb565-m0-data-pins ‘‘‘‘ ‘ ‘ ‘‘‘‘ ‘ ‘‘‘‘‘lcdc-rgb888-m1-data-pins ‘‘ ‘ ‘ ‘‘‘‘‘‘‘‘‘‘‘‘‘lcdc-rgb666-m1-data-pins° ‘‘ ‘ ‘ ‘‘‘‘‘‘‘lcdc-rgb565-m1-data-pins� ‘‘ ‘ ‘ ‘‘‘‘‘pwm0pwm0-pin Œ!Vpwm1pwm1-pin Œ!Wpwm2pwm2-pin  Œ!Xpwm3pwm3-pin Œ!Ypwm4pwm4-pin Œ!Zpwm5pwm5-pin Œ![pwm6pwm6-pin Œ!\pwm7pwm7-pin Œ!]gmacrmii-pins� “““ŒŒŒŒŒ Œ!emac-refclk-12ma  “!fmac-refclk  Œcif-m0cif-clkout-m0  Œdvp-d2d9-m0À ŒŒŒŒŒŒŒŒŒ Œ Œ Œdvp-d0d1-m0  ŒŒd10-d11-m0 ŒŒcif-m1cif-clkout-m1 Œdvp-d2d9-m1À ŒŒŒŒ Œ ŒŒŒŒŒŒŒdvp-d0d1-m1 ŒŒd10-d11-m1 ŒŒispisp-prelight Œpmicpmic_int �!Gbtbt-enable-h Œ!—sdio-pwrseqwifi-enable-h Œ!•vcc5v0-sysregulator-fixed Ôvcc5v0_sysã÷ LK@!LK@!Hsdio-pwrseqmmc-pwrseq-simple” (ext_clock PZdefaulth• *–!ovcc3v3-btregregulator-gpio 6Zdefaulth—Ôbtreg-gpio-supply 2Z !2Z ãá2Z  I–vcc3v3-rf-aux-modregulator-fixedÔvcc3v3_rf_aux_mod 2Z !2Z ã÷ UHxin32k fixed-clockø€xin32k!”backlightpwm-backlight `˜a¨!™panel'yes-optoelectronics,ytc700tlag-05-201c e™ ovesa-24 |športendpoint)›!7chosen ‰serial2:115200n8 compatibleinterrupt-parent#address-cells#size-cellsmodelethernet0i2c0i2c1i2c2i2c3serial0serial1serial2serial3serial4serial5spi0spi1mmc1mmc2mmc0device_typeregenable-methodclocks#cooling-cellscpu-idle-statesdynamic-power-coefficientoperating-points-v2cpu-supplyphandleentry-methodlocal-timer-stoparm,psci-suspend-paramentry-latency-usexit-latency-usmin-residency-usopp-sharedopp-hzopp-microvoltclock-latency-nsopp-suspendinterruptsinterrupt-affinityportsstatusclock-frequencyclock-output-names#clock-cellspolling-delay-passivepolling-delaysustainable-powerthermal-sensorstemperaturehysteresistripcooling-devicecontribution#power-domain-cellspm_qospmuio1-supplypmuio2-supplyoffsetmode-bootloadermode-fastbootmode-loadermode-normalmode-recoveryclock-namesdmasdma-namesreg-shiftreg-io-widthpinctrl-namespinctrl-0#sound-dai-cells#interrupt-cellsinterrupt-controllervccio1-supplyvccio2-supplyvccio3-supplyvccio4-supplyvccio5-supplyvccio6-supplyphysphy-namesrockchip,grfrockchip,outputremote-endpointrockchip,system-power-controllerwakeup-sourcevcc1-supplyvcc2-supplyvcc3-supplyvcc4-supplyvcc5-supplyvcc6-supplyvcc7-supplyvcc8-supplyvcc9-supplyregulator-nameregulator-always-onregulator-boot-onregulator-min-microvoltregulator-max-microvoltregulator-ramp-delayregulator-on-in-suspendregulator-suspend-microvoltregulator-off-in-suspend#pwm-cellsarm,pl330-periph-burst#dma-cellsassigned-clocksassigned-clock-ratesresetsreset-namesrockchip,hw-tshut-temppinctrl-1pinctrl-2#thermal-sensor-cellsrockchip,hw-tshut-moderockchip,hw-tshut-polarity#io-channel-cellsbits#reset-cellsassigned-clock-parents#phy-cellsinterrupt-namespower-domainsdr_modeg-np-tx-fifo-sizeg-rx-fifo-sizeg-tx-fifo-sizephy-modeclock_in_outphy-supplysnps,reset-active-lowsnps,reset-delays-ussnps,reset-gpiobus-widthfifo-depthmax-frequencycap-sd-highspeedcard-detect-delayvmmc-supplyvqmmc-supplycap-sdio-irqkeep-power-in-suspendmmc-pwrseqnon-removablesd-uhs-sdr104cap-mmc-highspeedmmc-hs200-1_8viommus#iommu-cellsrockchip,disable-mmu-resetrockchip,pmurangesgpio-controller#gpio-cellsbias-pull-upbias-pull-downbias-disabledrive-strengthinput-schmitt-enableoutput-highoutput-lowinput-enablerockchip,pinspost-power-on-delay-msreset-gpiosenable-active-highenable-gpiovin-supplypwmsbacklightdata-mappingpower-supplystdout-path