Ð þí³‚8©X( *© -hardkernel,rk3326-odroid-go2rockchip,rk3326 +7ODROID-GO Advancealiases=/ethernet@ff360000G/i2c@ff180000L/i2c@ff190000Q/i2c@ff1a0000V/i2c@ff1b0000[/serial@ff030000c/serial@ff158000k/serial@ff160000s/serial@ff168000{/serial@ff170000ƒ/serial@ff178000‹/spi@ff1d0000�/spi@ff1d8000•/mmc@ff370000cpus+cpu@0šcpuarm,cortex-a35¦ªpsci¸¿ÎÞZø cpu@1šcpuarm,cortex-a35¦ªpsci¸¿ÎÞZø cpu@2šcpuarm,cortex-a35¦ªpsci¸¿ÎÞZø  cpu@3šcpuarm,cortex-a35¦ªpsci¸¿ÎÞZø  idle-statespscicpu-sleeparm,idle-state,=Txeúu„cluster-sleeparm,idle-state,=T�eôuÐopp-table-0operating-points-v2†opp-600000000‘#ÃF ˜~ð~ð™p¦œ@·opp-816000000‘0£, ˜��™p¦œ@opp-1008000000‘<Ü ˜íØíØ™p¦œ@opp-1200000000‘G†Œ ˜Ö Ö ™p¦œ@opp-1296000000‘M?d ˜™p™p™p¦œ@arm-pmuarm,cortex-a35-pmu0ÃdefgÎ display-subsystemrockchip,display-subsystemá çokayexternal-gmac-clock fixed-clockîúð€ þgmac_clkinpsci arm,psci-1.0±smctimerarm,armv8-timer0à   thermal-zonessoc-thermal4èBîT tripstrip-point-0dppСpassivetrip-point-1dLpСpassive soc-critdÁ8pÐ ¡criticalcooling-mapsmap0{  €ÿÿÿÿÿÿÿÿ�map1{  €ÿÿÿÿÿÿÿÿ�gpu-thermald4èT xin24m fixed-clockîn6þxin24m^power-management@ff000000$rockchip,px30-pmusysconsimple-mfd¦ÿpower-controllerrockchip,px30-power-controllerœ+`power-domain@5¦¸<°œpower-domain@7¦¸÷;°œpower-domain@9¦  ¸²C@?°œpower-domain@10¦ @¸þÿ978:°œpower-domain@11¦ ¸¯ôK°œpower-domain@12¦ X¸·µ¶–—ýûüD56°œpower-domain@13¦ (¸³´ùú3° !œpower-domain@14¦¸I°"œsyscon@ff010000'rockchip,px30-pmugrfsysconsimple-mfd¦ÿ+‰io-domains$rockchip,px30-pmu-io-voltage-domainçokay·#Å#reboot-modesyscon-reboot-modeÓÚRBÃêRBà øRBÃRBÃRBÃserial@ff030000$rockchip,px30-uartsnps,dw-apb-uart¦ÿ ø$$baudclkapb_pclk*%%/txrx9CPdefault ^&'( çdisabledi2s@ff070000&rockchip,px30-i2srockchip,rk3066-i2s¦ÿ à ¸i2s_clki2s_hclk*%%/txrxPdefault^)*+,hçokay�i2s@ff080000&rockchip,px30-i2srockchip,rk3066-i2s¦ÿ øi2s_clki2s_hclk*%%/txrxPdefault^-./0h çdisabledinterrupt-controller@ff131000 arm,gic-400yŠ@¦ÿÿ ÿ@ ÿ`  à syscon@ff140000$rockchip,px30-grfsysconsimple-mfd¦ÿ+4io-domains rockchip,px30-io-voltage-domainçokayŸ1­2»1É1×1å1lvdsrockchip,px30-lvdsó3ødphy4lvds çdisabledports+port@0¦+endpoint@0¦5†serial@ff158000$rockchip,px30-uartsnps,dw-apb-uart¦ÿ€ øIbaudclkapb_pclk*%%/txrx9CPdefault^67çokayserial@ff160000$rockchip,px30-uartsnps,dw-apb-uart¦ÿ øJbaudclkapb_pclk*%%/txrx9CPdefault^8çokayserial@ff168000$rockchip,px30-uartsnps,dw-apb-uart¦ÿ€ øKbaudclkapb_pclk*%%/txrx9CPdefault ^9:; çdisabledserial@ff170000$rockchip,px30-uartsnps,dw-apb-uart¦ÿ øLbaudclkapb_pclk*%% /txrx9CPdefault ^<=> çdisabledserial@ff178000$rockchip,px30-uartsnps,dw-apb-uart¦ÿ€ øMbaudclkapb_pclk*% % /txrx9CPdefault ^?@A çdisabledi2c@ff180000&rockchip,px30-i2crockchip,rk3399-i2c¦ÿ¸N i2cpclk ÃPdefault^B+çokayî€/Gpmic@20rockchip,rk817¦  Cà þrk808-clkout1xin32kmclk¸Pdefault^DE^hlFxF„F�FœF¨F´FÀFœregulatorsDCDC_REG1 Ìvdd_logicÛ~ðóŒ0 q 4|regulator-state-memF^~ðDCDC_REG2Ìvdd_armÛ~ðó™p q 4regulator-state-memz^~ðDCDC_REG3Ìvcc_ddr 4regulator-state-memFDCDC_REG4Ìvcc_3v3Û2Z ó2Z  41regulator-state-memz^2Z LDO_REG2Ìvcc_1v8Ûw@ów@ 4]regulator-state-memF^w@LDO_REG3Ìvdd_1v0ÛB@óB@ 4regulator-state-memF^B@LDO_REG4 Ìvcc3v3_pmuÛ2Z ó2Z  4#regulator-state-memF^2Z LDO_REG5 Ìvccio_sdÛw@ó2Z  42regulator-state-memF^2Z LDO_REG6Ìvcc_sdÛ2Z ó2Z 4iregulator-state-memF^2Z LDO_REG7Ìvcc_blÛ2Z ó2Z –regulator-state-memz^2Z LDO_REG8Ìvcc_lcdÛ*¹€ó*¹€�regulator-state-memz^*¹€LDO_REG9Ìvcc_camÛ-ÆÀó-ÆÀregulator-state-memz^-ÆÀBOOST Ìusb_miduÛLK@óReÀ 4žcodec“i2c@ff190000&rockchip,px30-i2crockchip,rk3399-i2c¦ÿ¸O i2cpclk ÃPdefault^G+çokayî€i2c@ff1a0000&rockchip,px30-i2crockchip,rk3399-i2c¦ÿ¸P i2cpclk à Pdefault^H+ çdisabledi2c@ff1b0000&rockchip,px30-i2crockchip,rk3399-i2c¦ÿ¸ Q i2cpclk à Pdefault^I+ çdisabledspi@ff1d0000&rockchip,px30-spirockchip,rk3066-spi¦ÿ ø$Uspiclkapb_pclk*% % /txrxPdefault^JKLM+ çdisabledspi@ff1d8000&rockchip,px30-spirockchip,rk3066-spi¦ÿ€ ø%Vspiclkapb_pclk*%%/txrxPdefault^NOPQR+ çdisabledwatchdog@ff1e0000rockchip,px30-wdtsnps,dw-wdt¦ÿ¸[ Ã% çdisabledpwm@ff200000&rockchip,px30-pwmrockchip,rk3328-pwm¦ÿ ¸"S pwmpclkPdefault^S° çdisabledpwm@ff200010&rockchip,px30-pwmrockchip,rk3328-pwm¦ÿ ¸"S pwmpclkPdefault^T°çokay—pwm@ff200020&rockchip,px30-pwmrockchip,rk3328-pwm¦ÿ ¸"S pwmpclkPdefault^U° çdisabledpwm@ff200030&rockchip,px30-pwmrockchip,rk3328-pwm¦ÿ 0¸"S pwmpclkPdefault^V° çdisabledpwm@ff208000&rockchip,px30-pwmrockchip,rk3328-pwm¦ÿ €¸#T pwmpclkPdefault^W° çdisabledpwm@ff208010&rockchip,px30-pwmrockchip,rk3328-pwm¦ÿ €¸#T pwmpclkPdefault^X° çdisabledpwm@ff208020&rockchip,px30-pwmrockchip,rk3328-pwm¦ÿ € ¸#T pwmpclkPdefault^Y° çdisabledpwm@ff208030&rockchip,px30-pwmrockchip,rk3328-pwm¦ÿ €0¸#T pwmpclkPdefault^Z° çdisabledtimer@ff210000*rockchip,px30-timerrockchip,rk3288-timer¦ÿ! øY& pclktimerdma-controller@ff240000arm,pl330arm,primecell¦ÿ$@û¸» apb_pclkÒ%tsadc@ff280000rockchip,px30-tsadc¦ÿ( Ã$Ý,íÃP¸,Xtsadcapb_pclk¨  tsadc-apb4ÔÀPinitdefaultsleep^[,\6[@çokay saradc@ff288000,rockchip,px30-saradcrockchip,rk3399-saradc¦ÿ(€ ÃTV¸-Wsaradcapb_pclk¥  saradc-apbçokayh]•nvmem@ff290000rockchip,px30-otp¦ÿ)@¸/Zaotpapb_pclkphy´ phy+id@7¦cpu-leakage@17¦performance@1e¦tclock-controller@ff2b0000rockchip,px30-cru¦ÿ+ ¸^$ xin24mgpll4y@Ý«°ðõ@I íFÏq ë ëÂðÑ€ðÑ€õá ëÂf@clock-controller@ff2bc000rockchip,px30-pmucru¦ÿ+À¸^xin24m4yÝ$$$ íG†Œõጺ€$syscon@ff2c0000,rockchip,px30-usb2phy-grfsysconsimple-mfd¦ÿ,+usb2phy@100rockchip,px30-usb2phy¦ ¸$ phyclk݆_ þusb480m_phyçokay_host-port� ÃD ¨linestateçokaybotg-port�$ÃBA@¨otg-bvalidotg-idlinestate çdisabledaphy@ff2e0000rockchip,px30-dsi-dphy¦ÿ.¸$ E refpclk> apb�¸` çokay3phy@ff2f0000rockchip,px30-csi-dphy¦ÿ/@¸Fpclk�¸` / apb4 çdisabledˆusb@ff3000000rockchip,px30-usbrockchip,rk3066-usbsnps,dwc2¦ÿ0 Ã>¸otgÆotgÎà@ óa øusb2-phy¸`çokayusb@ff340000 generic-ehci¦ÿ4 Ã<¸óbøusb¸` çdisabledusb@ff350000 generic-ohci¦ÿ5 Ã=¸óbøusb¸` çdisabledethernet@ff360000rockchip,px30-gmac¦ÿ6 Ã+¨macirq@¸>??@A²CL[stmmacethmac_clk_rxmac_clk_txclk_mac_refclk_mac_refoutaclk_macpclk_macclk_mac_speed4þrmiiPdefault^cd¸` ^  stmmaceth çdisabledmmc@ff370000.rockchip,px30-dw-mshcrockchip,rk3288-dw-mshc¦ÿ7@ Ã6 ¸÷;CDbiuciuciu-driveciu-sampleðÑ€Pdefault^efgh¸`çokay*;È MCVcp}‹i—2mmc@ff380000.rockchip,px30-dw-mshcrockchip,rk3288-dw-mshc¦ÿ8@ Ã7 ¸ÿ8EFbiuciuciu-driveciu-sampleðÑ€Pdefault ^jkl¸`  çdisabledmmc@ff390000.rockchip,px30-dw-mshcrockchip,rk3288-dw-mshc¦ÿ9@ Ã5 ¸9GHbiuciuciu-driveciu-sampleðÑ€Pdefault ^mno¸`  çdisabledspi@ff3a0000 rockchip,sfc¦ÿ:@ Ã8¸:clk_sfchclk_sfc ^pqrPdefault¸` çokay+flash@0jedec,spi-nor¦¤oó¶Çnand-controller@ff3b0000rockchip,px30-nfc¦ÿ;@ Ã9¸þ7ahbnfcÝ7íðÑ€Pdefault ^stuvwxyz¸`  çdisabledopp-table-1operating-points-v2{opp-200000000‘ ë˜~ðopp-300000000‘ᣘà˜opp-400000000‘ׄ˜�opp-480000000‘œ8˜*ˆgpu@ff400000$rockchip,px30-maliarm,mali-bifrost¦ÿ@@$Ã/.- ¨jobmmugpu¸I¿¸`ø{çokayØ|video-codec@ff442000rockchip,px30-vpu¦ÿD ÃPO ¨vepuvdpu¸¯ô aclkhclkä}¸` iommu@ff442800rockchip,iommu¦ÿD( ÃQ¸¯ô aclkifaceë¸` }dsi@ff450000(rockchip,px30-mipi-dsisnps,dw-mipi-dsi¦ÿE ÃK¸Dpclkó3ødphy¸` = apb4+çokayports+port@0¦+endpoint@0¦~…port@1¦endpointƒpanel@0elida,kd35t133¦ø€� ‚$�portendpointƒvop@ff460000rockchip,px30-vop-big¦ÿFü ÃM¸µ–ûaclk_vopdclk_vophclk_vop345  axiahbdclk䄸` çokayport+ endpoint@0¦…~endpoint@1¦†5iommu@ff460f00rockchip,iommu¦ÿF ÃM¸µû aclkiface¸` ëçokay„isp@ff4a0000rockchip,px30-cif-isp¦ÿJ€$ÃFIJ ¨ispmimipi ¸3´ú_ispaclkhclkpclkä‡óˆødphy¸`  çdisabledports+port@0¦+iommu@ff4a8000rockchip,iommu¦ÿJ€ ÃF¸´ú aclkiface¸` /ë‡qos@ff518000rockchip,px30-qossyscon¦ÿQ€ qos@ff520000rockchip,px30-qossyscon¦ÿR "qos@ff52c000rockchip,px30-qossyscon¦ÿRÀ qos@ff538000rockchip,px30-qossyscon¦ÿS€ qos@ff538080rockchip,px30-qossyscon¦ÿS€€ qos@ff538100rockchip,px30-qossyscon¦ÿS� qos@ff538180rockchip,px30-qossyscon¦ÿS�€ qos@ff540000rockchip,px30-qossyscon¦ÿT qos@ff540080rockchip,px30-qossyscon¦ÿT€ qos@ff548000rockchip,px30-qossyscon¦ÿT€ qos@ff548080rockchip,px30-qossyscon¦ÿT€€ qos@ff548100rockchip,px30-qossyscon¦ÿT� qos@ff548180rockchip,px30-qossyscon¦ÿT�€  qos@ff548200rockchip,px30-qossyscon¦ÿT‚ !qos@ff550000rockchip,px30-qossyscon¦ÿU qos@ff550080rockchip,px30-qossyscon¦ÿU€ qos@ff550100rockchip,px30-qossyscon¦ÿU qos@ff550180rockchip,px30-qossyscon¦ÿU€ qos@ff558000rockchip,px30-qossyscon¦ÿU€ qos@ff558080rockchip,px30-qossyscon¦ÿU€€ pinctrlrockchip,px30-pinctrl4J‰+Wgpio@ff040000rockchip,gpio-bank¦ÿ ø$^nŠyCgpio@ff250000rockchip,gpio-bank¦ÿ% ø\^nŠy™gpio@ff260000rockchip,gpio-bank¦ÿ& ø]^nŠyšgpio@ff270000rockchip,gpio-bank¦ÿ' ø^^nŠy‚pcfg-pull-upzŒpcfg-pull-down‡“pcfg-pull-none–‹pcfg-pull-none-2ma–£pcfg-pull-up-2maz£pcfg-pull-up-4maz£�pcfg-pull-none-4ma–£pcfg-pull-down-4ma‡£pcfg-pull-none-8ma–£�pcfg-pull-up-8maz£Žpcfg-pull-none-12ma–£ ’pcfg-pull-up-12maz£ ‘pcfg-pull-none-smt–²Špcfg-output-highÇpcfg-output-lowÓ”pcfg-input-highzÞ�pcfg-inputÞi2c0i2c0-xfer ëŠ ŠBi2c1i2c1-xfer 늊Gi2c2i2c2-xfer 늊Hi2c3i2c3-xfer ë Š ŠItsadctsadc-otp-pinë‹[tsadc-otp-outë‹\uart0uart0-xfer ë Œ Œ&uart0-ctsë ‹'uart0-rtsë ‹(uart1uart1-xfer 댌6uart1-ctsë‹7uart1-rtsë‹uart2-m0uart2m0-xfer 댌uart2-m1uart2m1-xfer ë ŒŒ8uart3-m0uart3m0-xfer 댌uart3m0-ctsë‹uart3m0-rtsë‹uart3-m1uart3m1-xfer 댌9uart3m1-ctsë ‹:uart3m1-rtsë ‹;uart4uart4-xfer 댌<uart4-ctsë‹=uart4-rtsë‹>uart5uart5-xfer 댌?uart5-ctsë‹@uart5-rtsë‹Aspi0spi0-clkë�Jspi0-csnë�Kspi0-misoë �Lspi0-mosië �Mspi0-clk-hsëŽspi0-miso-hsë Žspi0-mosi-hsë Žspi1spi1-clkë�Nspi1-csn0ë �Ospi1-csn1ë �Pspi1-misoë�Qspi1-mosië �Rspi1-clk-hsëŽspi1-miso-hsëŽspi1-mosi-hsë Žpdmpdm-clk0m0ë‹pdm-clk0m1ë‹pdm-clk1ë‹pdm-sdi0m0ë‹pdm-sdi0m1ë‹pdm-sdi1ë‹pdm-sdi2ë‹pdm-sdi3ë‹pdm-clk0m0-sleepë�pdm-clk0m1-sleepë�pdm-clk1-sleepë�pdm-sdi0m0-sleepë�pdm-sdi0m1-sleepë�pdm-sdi1-sleepë�pdm-sdi2-sleepë�pdm-sdi3-sleepë�i2s0i2s0-8ch-mclkë‹i2s0-8ch-sclktxë‹i2s0-8ch-sclkrxë ‹i2s0-8ch-lrcktxë‹i2s0-8ch-lrckrxë ‹i2s0-8ch-sdo0ë‹i2s0-8ch-sdo1ë‹i2s0-8ch-sdo2ë‹i2s0-8ch-sdo3ë‹i2s0-8ch-sdi0ë‹i2s0-8ch-sdi1ë ‹i2s0-8ch-sdi2ë ‹i2s0-8ch-sdi3ë‹i2s1i2s1-2ch-mclkë‹Ei2s1-2ch-sclkë‹)i2s1-2ch-lrckë‹*i2s1-2ch-sdië‹+i2s1-2ch-sdoë‹,i2s2i2s2-2ch-mclkë‹i2s2-2ch-sclkë‹-i2s2-2ch-lrckë‹.i2s2-2ch-sdië‹/i2s2-2ch-sdoë‹0sdmmcsdmmc-clkë�esdmmc-cmdëŽfsdmmc-detëŽgsdmmc-bus1ëŽsdmmc-bus4@ëŽŽŽŽhsdiosdio-clkë‹lsdio-cmdëŒksdio-bus4@댌ŒŒjemmcemmc-clkë �memmc-cmdë Žnemmc-rstnoutë ‹emmc-bus1ëŽemmc-bus4@ëŽŽŽŽemmc-bus8€ëŽŽŽŽŽŽŽŽoflashflash-cs0ë‹vflash-rdyë ‹xflash-dqsë ‹zflash-aleë ‹sflash-cleë ‹uflash-wrnë ‹yflash-cslë‹flash-rdnë‹wflash-bus8€ë‘‘‘‘‘‘‘‘tsfcsfc-bus4@ë‹‹‹‹sfc-bus2 ë‹‹rsfc-cs0ë‹qsfc-clkë ‹plcdclcdc-rgb-dclk-pinë’lcdc-rgb-m0-hsync-pinë’lcdc-rgb-m0-vsync-pinë’lcdc-rgb-m0-den-pinë’lcdc-rgb888-m0-data-pins€ë���� � � ���� � �������������lcdc-rgb666-m0-data-pins ë���� � � ���� � �������lcdc-rgb565-m0-data-pinsë���� � � ���� � �����lcdc-rgb888-m1-data-pinsë�� � � �������������lcdc-rgb666-m1-data-pins°ë�� � � �������lcdc-rgb565-m1-data-pins�ë�� � � �����pwm0pwm0-pinë‹Spwm1pwm1-pinë‹Tpwm2pwm2-pinë ‹Upwm3pwm3-pinë‹Vpwm4pwm4-pinë‹Wpwm5pwm5-pinë‹Xpwm6pwm6-pinë‹Ypwm7pwm7-pinë‹Zgmacrmii-pins�ë’’’‹‹‹‹‹ ‹cmac-refclk-12maë ’dmac-refclkë ‹cif-m0cif-clkout-m0ë ‹dvp-d2d9-m0Àë‹‹‹‹‹‹‹‹‹ ‹ ‹ ‹dvp-d0d1-m0 ë ‹‹d10-d11-m0 ë‹‹cif-m1cif-clkout-m1ë‹dvp-d2d9-m1Àë‹‹‹‹ ‹ ‹‹‹‹‹‹‹dvp-d0d1-m1 ë‹‹d10-d11-m1 ë‹‹ispisp-prelightë‹btnsbtn-pins댌ŒŒ Œ ŒŒŒŒŒŒŒŒŒŒŒ˜headphonehp-detë“ledsblue-led-pinë‹›pmicdc-detë ‹pmic-intë ŒDsoc_slppin_gpioë”soc_slppin_rstë‹soc_slppin_slpë‹chosenùserial2:115200n8adc-joystick adc-joystick ••+axis@0¦     #¬ -axis@1¦     #/ -backlightpwm-backlight 8– E—a¨€gpio-keys gpio-keysPdefault^˜sw1 P™  JDPAD-UP - sw2 P™  JDPAD-DOWN -!sw3 P™ JDPAD-LEFT -"sw4 P™ JDPAD-RIGHT -#sw5 P™ JBTN-A -1sw6 P™ JBTN-B -0sw7 P™ JBTN-Y -4sw8 P™ JBTN-X -3sw9 Pš JF1 -Àsw10 Pš JF2 -Ásw11 Pš JF3 -Âsw12 Pš JF4 -Ãsw13 Pš JF5 -Äsw14 Pš JF6 -Åsw15 Pš JTOP-LEFT -6sw16 Pš JTOP-RIGHT -7gpio-leds gpio-ledsPdefault^›led-0 Jblue:heartbeat PC Pheartbeatrk817-soundsimple-audio-card fAnalog }i2s –š ´9 ÎMicrophoneMic JackHeadphoneHeadphonesSpeakerSpeaker; èMICLMic JackHeadphonesHPOLHeadphonesHPORSpeakerSPKOsimple-audio-card,codec œsimple-audio-card,cpu �vccsysregulator-fixed Ìvcc3v8_sys Û9ûÀó9ûÀFvcc_hostregulator-fixed Ìvcc_hostÛLK@óLK@ ¯C  4 ž compatibleinterrupt-parent#address-cells#size-cellsmodelethernet0i2c0i2c1i2c2i2c3serial0serial1serial2serial3serial4serial5spi0spi1mmc0device_typeregenable-methodclocks#cooling-cellscpu-idle-statesdynamic-power-coefficientoperating-points-v2cpu-supplyphandleentry-methodlocal-timer-stoparm,psci-suspend-paramentry-latency-usexit-latency-usmin-residency-usopp-sharedopp-hzopp-microvoltclock-latency-nsopp-suspendinterruptsinterrupt-affinityportsstatusclock-frequencyclock-output-names#clock-cellspolling-delay-passivepolling-delaysustainable-powerthermal-sensorstemperaturehysteresistripcooling-devicecontribution#power-domain-cellspm_qospmuio1-supplypmuio2-supplyoffsetmode-bootloadermode-fastbootmode-loadermode-normalmode-recoveryclock-namesdmasdma-namesreg-shiftreg-io-widthpinctrl-namespinctrl-0#sound-dai-cells#interrupt-cellsinterrupt-controllervccio1-supplyvccio2-supplyvccio3-supplyvccio4-supplyvccio5-supplyvccio6-supplyphysphy-namesrockchip,grfrockchip,outputremote-endpointi2c-scl-falling-time-nsi2c-scl-rising-time-nswakeup-sourcevcc1-supplyvcc2-supplyvcc3-supplyvcc4-supplyvcc5-supplyvcc6-supplyvcc7-supplyvcc8-supplyregulator-nameregulator-min-microvoltregulator-max-microvoltregulator-ramp-delayregulator-always-onregulator-boot-onregulator-on-in-suspendregulator-suspend-microvoltregulator-off-in-suspendrockchip,mic-in-differential#pwm-cellsarm,pl330-periph-burst#dma-cellsassigned-clocksassigned-clock-ratesresetsreset-namesrockchip,hw-tshut-temppinctrl-1pinctrl-2#thermal-sensor-cells#io-channel-cellsvref-supplybits#reset-cellsassigned-clock-parents#phy-cellsinterrupt-namespower-domainsdr_modeg-np-tx-fifo-sizeg-rx-fifo-sizeg-tx-fifo-sizephy-modebus-widthfifo-depthmax-frequencycap-sd-highspeedcard-detect-delaycd-gpiossd-uhs-sdr12sd-uhs-sdr25sd-uhs-sdr50sd-uhs-sdr104vmmc-supplyvqmmc-supplyspi-max-frequencyspi-rx-bus-widthspi-tx-bus-widthmali-supplyiommus#iommu-cellsbacklightiovcc-supplyreset-gpiosrotationvdd-supplyrockchip,disable-mmu-resetrockchip,pmurangesgpio-controller#gpio-cellsbias-pull-upbias-pull-downbias-disabledrive-strengthinput-schmitt-enableoutput-highoutput-lowinput-enablerockchip,pinsstdout-pathio-channelsabs-flatabs-fuzzabs-rangelinux,codepower-supplypwmslabellinux,default-triggersimple-audio-card,namesimple-audio-card,formatsimple-audio-card,hp-det-gpiosimple-audio-card,mclk-fssimple-audio-card,widgetssimple-audio-card,routingsound-daienable-active-highvin-supply