Ð þí‹8¸H( C¸ ),rockchip,rk3568-evb1-v10rockchip,rk3568$7Rockchip RK3568 EVB1 DDR4 V10 Boardaliases=/pinctrl/gpio@fdd60000C/pinctrl/gpio@fe740000I/pinctrl/gpio@fe750000O/pinctrl/gpio@fe760000U/pinctrl/gpio@fe770000[/i2c@fdd40000`/i2c@fe5a0000e/i2c@fe5b0000j/i2c@fe5c0000o/i2c@fe5d0000t/i2c@fe5e0000y/serial@fdd50000�/serial@fe650000‰/serial@fe660000‘/serial@fe670000™/serial@fe680000¡/serial@fe690000©/serial@fe6a0000±/serial@fe6b0000¹/serial@fe6c0000Á/serial@fe6d0000É/spi@fe610000Î/spi@fe620000Ó/spi@fe630000Ø/spi@fe640000Ý/ethernet@fe2a0000ç/ethernet@fe010000ñ/mmc@fe2b0000ö/mmc@fe310000cpus cpu@0ûcpu,arm,cortex-a55 !psci/CNcpu@100ûcpu,arm,cortex-a55!psci/CNcpu@200ûcpu,arm,cortex-a55!psci/CNcpu@300ûcpu,arm,cortex-a55!psci/CN opp-table-0,operating-points-v2VNopp-408000000aQ– h »  » Œ0vœ@opp-600000000a#ÃF h »  » Œ0opp-816000000a0£, h »  » Œ0‡opp-1104000000aAÍ´ h »  » Œ0opp-1416000000aTfr h »  » Œ0opp-1608000000a_Ø" hà˜à˜Œ0opp-1800000000akIÒ h��Œ0opp-1992000000av»‚ hŒ0Œ0Œ0firmwarescmi ,arm,scmi-smc“‚ž protocol@14¤Nopp-table-1,operating-points-v2NCopp-200000000a ëÂh –¨opp-300000000aá£h –¨opp-400000000aׄh –¨opp-600000000a#ÃFh –¨opp-700000000a)¹'h » opp-800000000a/¯hB@pmu,arm,cortex-a55-pmu0±äåæç¼ psci ,arm,psci-1.0(smctimer,arm,armv8-timer0±   Ïxin24m ,fixed-clockæn6öxin24m¤Nxin32k ,fixed-clockæ€öxin32k default¤sram@10f000 ,mmio-sramð !ðsram@0,arm,scmi-shmemNsata@fc400000',rockchip,rk3568-dwc-ahcisnps,dwc-ahciü@ › œ �(satapmaliverxoob ±_4  9sata-phyCU  cdisabledsata@fc800000',rockchip,rk3568-dwc-ahcisnps,dwc-ahciü€   ¡ ¢(satapmaliverxoob ±`4 9sata-phyCU  cdisabledusb@fcc00000,rockchip,rk3568-dwc3snps,dwc3üÀ@ ±© ¦ § ¥(ref_clksuspend_clkbus_clkjotg rutmi_wideU { ”‚cokay 49usb2-phyusb3-phy›usb@fd000000,rockchip,rk3568-dwc3snps,dwc3ý@ ±ª © ª ¨(ref_clksuspend_clkbus_clkjhost 4 9usb2-phyusb3-phy rutmi_wideU { •‚cokayinterrupt-controller@fd400000 ,arm,gic-v3 ý@ýF ± ¢·ÈýAÒ(ÝNusb@fd800000 ,generic-ehciý€ ±‚ ½ ¾ ¼49usbcokayusb@fd840000 ,generic-ohciý„ ±ƒ ½ ¾ ¼49usbcokayusb@fd880000 ,generic-ehciýˆ ±… ¿ À ¼49usbcokayusb@fd8c0000 ,generic-ohciýŒ ±† ¿ À ¼49usbcokaysyscon@fdc20000),rockchip,rk3568-pmugrfsysconsimple-mfdýÂN¤io-domains&,rockchip,rk3568-pmu-io-voltage-domaincokayìú$2@N\syscon@fdc50000ýÅ ,rockchip,rk3568-pipe-grfsysconN�syscon@fdc60000&,rockchip,rk3568-grfsysconsimple-mfdýÆNsyscon@fdc80000$,rockchip,rk3568-pipe-phy-grfsysconýÈNžsyscon@fdc90000$,rockchip,rk3568-pipe-phy-grfsysconýÉNŸsyscon@fdca0000#,rockchip,rk3568-usb2phy-grfsysconýÊ€N syscon@fdca8000#,rockchip,rk3568-usb2phy-grfsysconýÊ€€N£clock-controller@fdd00000,rockchip,rk3568-pmucruýФjNclock-controller@fdd20000,rockchip,rk3568-cruýÒ (xin24m¤jw ‡G†Œ ëœN i2c@fdd40000(,rockchip,rk3568-i2crockchip,rk3399-i2cýÔ ±. - (i2cpclk default cokayregulator@1c ,tcs,tcs4525©Ævdd_cpuÕéû 5Œ0+ü@Nregulator-state-memKpmic@20,rockchip,rk809 ±w Hd –¤(mclk Hdefault !{œ­"¹"Å"Ñ"Ý"é"õ"" "N¹regulatorsDCDC_REG1 Ævdd_logicÕé' » @û¡ ™p+qregulator-state-memKDCDC_REG2Ævdd_gpuÕ' » @û¡ ™p+qNDregulator-state-memKDCDC_REG3Ævcc_ddrÕé@regulator-state-memWDCDC_REG4Ævdd_npu' » @û¡ ™p+qregulator-state-memKDCDC_REG5Ævcc_1v8Õéûw@w@Nregulator-state-memKLDO_REG1Ævdda0v9_imageû »  » regulator-state-memKLDO_REG2 Ævdda_0v9Õéû »  » regulator-state-memKLDO_REG3 Ævdda0v9_pmuÕéû »  » regulator-state-memWo » LDO_REG4 Ævccio_acodecÕû2Z 2Z Nregulator-state-memKLDO_REG5 Ævccio_sdûw@2Z Nregulator-state-memKLDO_REG6 Ævcc3v3_pmuÕéû2Z 2Z Nregulator-state-memWo2Z LDO_REG7 Ævcca_1v8Õéûw@w@N�regulator-state-memKLDO_REG8 Ævcca1v8_pmuÕéûw@w@regulator-state-memWow@LDO_REG9Ævcca1v8_imageûw@w@regulator-state-memKSWITCH_REG1Ævcc_3v3ÕéNregulator-state-memKSWITCH_REG2 Ævcc3v3_sdNSregulator-state-memKcodec‹serial@fdd50000&,rockchip,rk3568-uartsnps,dw-apb-uartýÕ ±t  ,(baudclkapb_pclkŸ## $default¤± cdisabledpwm@fdd70000(,rockchip,rk3568-pwmrockchip,rk3328-pwmý×  0 (pwmpclk %default» cdisabledpwm@fdd70010(,rockchip,rk3568-pwmrockchip,rk3328-pwmý×  0 (pwmpclk &default» cdisabledpwm@fdd70020(,rockchip,rk3568-pwmrockchip,rk3328-pwmý×   0 (pwmpclk 'default» cdisabledpwm@fdd70030(,rockchip,rk3568-pwmrockchip,rk3328-pwmý×0  0 (pwmpclk (default» cdisabledpower-management@fdd90000&,rockchip,rk3568-pmusysconsimple-mfdýÙpower-controller!,rockchip,rk3568-power-controllerÆ N power-domain@7  Ú)Æpower-domain@8 Ì Í Ú*+,Æpower-domain@9  Ú Û Ü Ú-./Æpower-domain@10  ñ òÚ012345Æpower-domain@11  íÚ6Æpower-domain@13  Ú7Æpower-domain@14  Ú89:Æpower-domain@15  Ú;<=>?@ABÆgpu@fde60000&,rockchip,rk3568-maliarm,mali-bifrostýæ@$±()' ájobmmugpu  (gpubus/CU cokayñDN�mmc@fe0000000,rockchip,rk3568-dw-mshcrockchip,rk3288-dw-mshcþ@ ±d  Á  Ž �(biuciuciu-driveciu-sampleýðÑ€{ ëreset cdisabledethernet@fe010000&,rockchip,rk3568-gmacsnps,dwmac-4.20aþ± ámacirqeth_wake_irq@ † ‰ ‰ Ç Ã Ä ‰ ÈW(stmmacethmac_clk_rxmac_clk_txclk_mac_refoutaclk_macpclk_macclk_mac_speedptp_ref{ ì stmmacethœ"E2CFVGicokayw ‰ †d ‡‡sY@routputH Šrgmii-iddefault IJKLMmdio,snps,dwmac-mdio ethernet-phy@0,ethernet-phy-ieee802.3-c22“N £†  µNNHstmmac-axi-configÁËÛNErx-queues-configëNFqueue0tx-queues-configNGqueue0qos@fe128000,rockchip,rk3568-qossysconþ€ N)qos@fe138080,rockchip,rk3568-qossysconþ€€ N8qos@fe138100,rockchip,rk3568-qossysconþ� N9qos@fe138180,rockchip,rk3568-qossysconþ�€ N:qos@fe148000,rockchip,rk3568-qossysconþ€ N*qos@fe148080,rockchip,rk3568-qossysconþ€€ N+qos@fe148100,rockchip,rk3568-qossysconþ� N,qos@fe150000,rockchip,rk3568-qossysconþ N6qos@fe158000,rockchip,rk3568-qossysconþ€ N0qos@fe158100,rockchip,rk3568-qossysconþ� N1qos@fe158180,rockchip,rk3568-qossysconþ�€ N2qos@fe158200,rockchip,rk3568-qossysconþ‚ N3qos@fe158280,rockchip,rk3568-qossysconþ‚€ N4qos@fe158300,rockchip,rk3568-qossysconþƒ N5qos@fe180000,rockchip,rk3568-qossysconþ qos@fe190000,rockchip,rk3568-qossysconþ N;qos@fe190280,rockchip,rk3568-qossysconþ€ N?qos@fe190300,rockchip,rk3568-qossysconþ N@qos@fe190380,rockchip,rk3568-qossysconþ€ NAqos@fe190400,rockchip,rk3568-qossysconþ NBqos@fe198000,rockchip,rk3568-qossysconþ€ N7qos@fe1a8000,rockchip,rk3568-qossysconþ€ N-qos@fe1a8080,rockchip,rk3568-qossysconþ€€ N.qos@fe1a8100,rockchip,rk3568-qossysconþ� N/mmc@fe2b00000,rockchip,rk3568-dw-mshcrockchip,rk3288-dw-mshcþ+@ ±b  ° ± Š ‹(biuciuciu-driveciu-sampleýðÑ€{ Ôresetcokay! 2;default OPQRFTS`mmc@fe2c00000,rockchip,rk3568-dw-mshcrockchip,rk3288-dw-mshcþ,@ ±c  ² ³ Œ �(biuciuciu-driveciu-sampleýðÑ€{ Öreset cdisabledspi@fe300000 ,rockchip,sfcþ0@ ±e x v(clk_sfchclk_sfc Tdefault cdisabledmmc@fe310000,rockchip,rk3568-dwcmshcþ1 ±w { }‡ ëÂn6( | z y { }(corebusaxiblocktimercokay ëÂmdefault UVWXspdif@fe460000,rockchip,rk3568-spdifþF ±f (mclkhclk _ \ŸY{txdefault Zœ cdisabledi2s@fe410000,rockchip,rk3568-i2s-tdmþA ±5w E I‡FÏqFÏq G K :(mclk_txmclk_rxhclkŸYY{rxtx{ R S tx-mrx-mœdefault0 [\]^_`abcdefœcokay…N¸i2s@fe430000,rockchip,rk3568-i2s-tdmþC ±7 S W <(mclk_txmclk_rxhclkŸYY{txrx{ U V tx-mrx-mœœ cdisabledpdm@fe440000,rockchip,rk3568-pdmþD ±L Z Y(pdm_clkpdm_hclkŸY {rx ghijkldefault{ Xpdm-mœ cdisableddma-controller@fe530000,arm,pl330arm,primecellþS@±     (apb_pclk·N#dma-controller@fe550000,arm,pl330arm,primecellþU@±    (apb_pclk·NYi2c@fe5a0000(,rockchip,rk3568-i2crockchip,rk3399-i2cþZ ±/ H G (i2cpclk mdefault cokaygoodix@14,goodix,gt1151± Ân Ð default op µÚni2c@fe5b0000(,rockchip,rk3568-i2crockchip,rk3399-i2cþ[ ±0 J I (i2cpclk qdefault  cdisabledi2c@fe5c0000(,rockchip,rk3568-i2crockchip,rk3399-i2cþ\ ±1 L K (i2cpclk rdefault  cdisabledi2c@fe5d0000(,rockchip,rk3568-i2crockchip,rk3399-i2cþ] ±2 N M (i2cpclk sdefault  cdisabledi2c@fe5e0000(,rockchip,rk3568-i2crockchip,rk3399-i2cþ^ ±3 P O (i2cpclk tdefault  cdisabledwatchdog@fe600000 ,rockchip,rk3568-wdtsnps,dw-wdtþ` ±•   (tclkpclkspi@fe610000(,rockchip,rk3568-spirockchip,rk3066-spiþa ±g R Q(spiclkapb_pclkŸ##{txrxdefault  uvw  cdisabledspi@fe620000(,rockchip,rk3568-spirockchip,rk3066-spiþb ±h T S(spiclkapb_pclkŸ##{txrxdefault  xyz  cdisabledspi@fe630000(,rockchip,rk3568-spirockchip,rk3066-spiþc ±i V U(spiclkapb_pclkŸ##{txrxdefault  {|}  cdisabledspi@fe640000(,rockchip,rk3568-spirockchip,rk3066-spiþd ±j X W(spiclkapb_pclkŸ##{txrxdefault  ~€  cdisabledserial@fe650000&,rockchip,rk3568-uartsnps,dw-apb-uartþe ±u  (baudclkapb_pclkŸ## �default¤± cdisabledserial@fe660000&,rockchip,rk3568-uartsnps,dw-apb-uartþf ±v #  (baudclkapb_pclkŸ## ‚default¤±cokayserial@fe670000&,rockchip,rk3568-uartsnps,dw-apb-uartþg ±w ' $(baudclkapb_pclkŸ## ƒdefault¤± cdisabledserial@fe680000&,rockchip,rk3568-uartsnps,dw-apb-uartþh ±x + ((baudclkapb_pclkŸ##  „default¤± cdisabledserial@fe690000&,rockchip,rk3568-uartsnps,dw-apb-uartþi ±y / ,(baudclkapb_pclkŸ# #  …default¤± cdisabledserial@fe6a0000&,rockchip,rk3568-uartsnps,dw-apb-uartþj ±z 3 0(baudclkapb_pclkŸ# #  †default¤± cdisabledserial@fe6b0000&,rockchip,rk3568-uartsnps,dw-apb-uartþk ±{ 7 4(baudclkapb_pclkŸ## ‡default¤± cdisabledserial@fe6c0000&,rockchip,rk3568-uartsnps,dw-apb-uartþl ±| ; 8(baudclkapb_pclkŸ## ˆdefault¤± cdisabledserial@fe6d0000&,rockchip,rk3568-uartsnps,dw-apb-uartþm ±} ? <(baudclkapb_pclkŸ## ‰default¤± cdisabledthermal-zonescpu-thermalçdýè Štripscpu_alert0p'ÐpassiveN‹cpu_alert1$ø'Ðpassivecpu_crits'Ð criticalcooling-mapsmap02‹07ÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿ ÿÿÿÿÿÿÿÿgpu-thermalçýè Štripsgpu-thresholdp'Ðpassivegpu-target$ø'ÐpassiveNŒgpu-crits'Ð criticalcooling-mapsmap02Œ 7�ÿÿÿÿÿÿÿÿtsadc@fe710000,rockchip,rk3568-tsadcþq ±sw  ‡f@ ®`  (tsadcapb_pclk{ � ‚ לFsinitdefaultsleep Ž]�gŽqcokay‡žNŠsaradc@fe720000.,rockchip,rk3568-saradcrockchip,rk3399-saradcþr ±]  (saradcapb_pclk{ € saradc-apb¹cokayË�pwm@fe6e0000(,rockchip,rk3568-pwmrockchip,rk3328-pwmþn Z Y (pwmpclk ‘default» cdisabledpwm@fe6e0010(,rockchip,rk3568-pwmrockchip,rk3328-pwmþn Z Y (pwmpclk ’default» cdisabledpwm@fe6e0020(,rockchip,rk3568-pwmrockchip,rk3328-pwmþn  Z Y (pwmpclk “default» cdisabledpwm@fe6e0030(,rockchip,rk3568-pwmrockchip,rk3328-pwmþn0 Z Y (pwmpclk ”default» cdisabledpwm@fe6f0000(,rockchip,rk3568-pwmrockchip,rk3328-pwmþo ] \ (pwmpclk •default» cdisabledpwm@fe6f0010(,rockchip,rk3568-pwmrockchip,rk3328-pwmþo ] \ (pwmpclk –default» cdisabledpwm@fe6f0020(,rockchip,rk3568-pwmrockchip,rk3328-pwmþo  ] \ (pwmpclk —default» cdisabledpwm@fe6f0030(,rockchip,rk3568-pwmrockchip,rk3328-pwmþo0 ] \ (pwmpclk ˜default» cdisabledpwm@fe700000(,rockchip,rk3568-pwmrockchip,rk3328-pwmþp ` _ (pwmpclk ™default» cdisabledpwm@fe700010(,rockchip,rk3568-pwmrockchip,rk3328-pwmþp ` _ (pwmpclk šdefault» cdisabledpwm@fe700020(,rockchip,rk3568-pwmrockchip,rk3328-pwmþp  ` _ (pwmpclk ›default» cdisabledpwm@fe700030(,rockchip,rk3568-pwmrockchip,rk3328-pwmþp0 ` _ (pwmpclk œdefault» cdisabledphy@fe830000,rockchip,rk3568-naneng-combphyþƒ " }  (refapbpipew"‡õá{ Ç×�éžÿcokayN phy@fe840000,rockchip,rk3568-naneng-combphyþ„ % ~  (refapbpipew%‡õá{ É×�éŸÿ cdisabledNusb2phy@fe8a0000,rockchip,rk3568-usb2phyþŠ (phyclköclk_usbphy0_480m ±‡  ¤cokayNhost-portÿcokay ¡Notg-portÿcokay %¢Nusb2phy@fe8b0000,rockchip,rk3568-usb2phyþ‹ (phyclköclk_usbphy1_480m ±ˆ £¤cokayhost-portÿcokay ¡Notg-portÿcokay ¡Npinctrl,rockchip,rk3568-pinctrlœ 1¤ !gpio@fdd60000,rockchip,gpio-bankýÖ ±! .  > N¢·Ngpio@fe740000,rockchip,gpio-bankþt ±" c d > N¢·gpio@fe750000,rockchip,gpio-bankþu ±# e f > N¢·NNgpio@fe760000,rockchip,gpio-bankþv ±$ g h > N¢·gpio@fe770000,rockchip,gpio-bankþw ±% i j > N¢·pcfg-pull-up ZN§pcfg-pull-none gN¥pcfg-pull-none-drv-level-1 g tN©pcfg-pull-none-drv-level-2 g tN¨pcfg-pull-none-drv-level-3 g tN¬pcfg-pull-up-drv-level-1 Z tN«pcfg-pull-up-drv-level-2 Z tN¦pcfg-pull-none-smt g ƒNªacodecaudiopwmbt656bt1120camcan0can1can2cifclk32kclk32k-out0 ˜¥N cpuebcedpdpemmcemmc-bus8€ ˜ ¦ ¦¦¦¦¦¦¦NUemmc-clk ˜¦NVemmc-cmd ˜¦NWemmc-datastrobe ˜¥NXeth0eth1flashfspifspi-pins` ˜¥¥¥¥¥¥NTgmac0gmac0-miim ˜¥¥N±gmac0-rx-bus20 ˜¥¥¥N³gmac0-tx-bus20 ˜ ¨ ¨ ¥N²gmac0-rgmii-clk ˜¥©N´gmac0-rgmii-bus@ ˜¥¥¨¨Nµgmac1gmac1m1-miim ˜¥¥NIgmac1m1-rx-bus20 ˜¥¥ ¥NKgmac1m1-tx-bus20 ˜¨¨¥NJgmac1m1-rgmii-clk ˜¥©NLgmac1m1-rgmii-bus@ ˜¥¥¨¨NMgpuhdmitxi2c0i2c0-xfer ˜ ª ªNi2c1i2c1-xfer ˜ ª ªNmi2c2i2c2m0-xfer ˜ ªªNqi2c3i2c3m0-xfer ˜ªªNri2c4i2c4m0-xfer ˜ ª ªNsi2c5i2c5m0-xfer ˜ ª ªNti2s1i2s1m0-lrckrx ˜¥N^i2s1m0-lrcktx ˜¥N]i2s1m0-mclk ˜¥N!i2s1m0-sclkrx ˜¥N\i2s1m0-sclktx ˜¥N[i2s1m0-sdi0 ˜ ¥N_i2s1m0-sdi1 ˜ ¥N`i2s1m0-sdi2 ˜ ¥Nai2s1m0-sdi3 ˜¥Nbi2s1m0-sdo0 ˜¥Nci2s1m0-sdo1 ˜¥Ndi2s1m0-sdo2 ˜ ¥Nei2s1m0-sdo3 ˜ ¥Nfi2s2i2s3ispjtaglcdcmcunpupcie20pcie30x1pcie30x2pdmpdmm0-clk ˜¥Ngpdmm0-clk1 ˜¥Nhpdmm0-sdi0 ˜ ¥Nipdmm0-sdi1 ˜ ¥Njpdmm0-sdi2 ˜ ¥Nkpdmm0-sdi3 ˜¥Nlpmicpmic_int ˜§N pmupwm0pwm0m0-pins ˜¥N%pwm1pwm1m0-pins ˜¥N&pwm2pwm2m0-pins ˜¥N'pwm3pwm3-pins ˜¥N(pwm4pwm4-pins ˜¥N‘pwm5pwm5-pins ˜¥N’pwm6pwm6-pins ˜¥N“pwm7pwm7-pins ˜¥N”pwm8pwm8m0-pins ˜ ¥N•pwm9pwm9m0-pins ˜ ¥N–pwm10pwm10m0-pins ˜ ¥N—pwm11pwm11m0-pins ˜¥N˜pwm12pwm12m0-pins ˜¥N™pwm13pwm13m0-pins ˜¥Nšpwm14pwm14m0-pins ˜¥N›pwm15pwm15m0-pins ˜¥Nœrefclksatasata0sata1sata2scrsdmmc0sdmmc0-bus4@ ˜¦¦¦¦NOsdmmc0-clk ˜¦NPsdmmc0-cmd ˜¦NQsdmmc0-det ˜§NRsdmmc1sdmmc2spdifspdifm0-tx ˜¥NZspi0spi0m0-pins0 ˜ ¥¥¥Nwspi0m0-cs0 ˜¥Nuspi0m0-cs1 ˜¥Nvspi1spi1m0-pins0 ˜ ¥¥¥Nzspi1m0-cs0 ˜¥Nxspi1m0-cs1 ˜¥Nyspi2spi2m0-pins0 ˜¥¥¥N}spi2m0-cs0 ˜¥N{spi2m0-cs1 ˜¥N|spi3spi3m0-pins0 ˜ ¥¥ ¥N€spi3m0-cs0 ˜¥N~spi3m0-cs1 ˜¥Ntsadctsadc-shutorg ˜¥N�tsadc-pin ˜¥NŽuart0uart0-xfer ˜§§N$uart1uart1m0-xfer ˜ § §N�uart2uart2m0-xfer ˜§§N‚uart3uart3m0-xfer ˜§§Nƒuart4uart4m0-xfer ˜§§N„uart5uart5m0-xfer ˜§§N…uart6uart6m0-xfer ˜§§N†uart7uart7m0-xfer ˜§§N‡uart8uart8m0-xfer ˜§§Nˆuart9uart9m0-xfer ˜§§N‰vopspi0-hsspi1-hsspi2-hsspi3-hsgmac-txd-level3gmac-txc-level2displayvcc3v3_lcd0_n_en ˜¥N¾vcc3v3_lcd1_n_en ˜¥N¿ledsled_work_en ˜¥N·touchscreentouch_int ˜ §Notouch_rst ˜¥Npusbvcc5v0_usb_host_en ˜¥N»vcc5v0_usb_otg_en ˜¥N½sata@fc000000',rockchip,rk3568-dwc-ahcisnps,dwc-ahciü – — ˜(satapmaliverxoob ±^4 9sata-phyCU  cdisabledsyscon@fdc70000$,rockchip,rk3568-pipe-phy-grfsysconýÇN¶qos@fe190080,rockchip,rk3568-qossysconþ€ N<qos@fe190100,rockchip,rk3568-qossysconþ N=qos@fe190200,rockchip,rk3568-qossysconþ N>ethernet@fe2a0000&,rockchip,rk3568-gmacsnps,dwmac-4.20aþ*±ámacirqeth_wake_irq@ ‚ … … ¸ ´ µ … ¹W(stmmacethmac_clk_rxmac_clk_txclk_mac_refoutaclk_macpclk_macclk_mac_speedptp_ref{ × stmmacethœ"­2C®V¯icokayw … ‚d ƒ‡sY@routput° Šrgmii-iddefault ±²³´µmdio,snps,dwmac-mdio ethernet-phy@0,ethernet-phy-ieee802.3-c22“N £†  µNN°stmmac-axi-configÁËÛN­rx-queues-configëN®queue0tx-queues-configN¯queue0phy@fe820000,rockchip,rk3568-naneng-combphyþ‚  |  (refapbpipew‡õá{ Å×�é¶ÿcokayNchosen ¦serial2:1500000n8dc-12v,regulator-fixedÆdc_12vÕéû··Nºleds ,gpio-ledsled-0 » ²heartbeat » Áheartbeatdefault ·rk809-sound,simple-audio-card ×i2s ðAnalog RK809 simple-audio-card,cpu !¸simple-audio-card,codec !¹vcc3v3-sys,regulator-fixed Ævcc3v3_sysÕéû2Z 2Z @ºN"vcc5v0-sys,regulator-fixed Ævcc5v0_sysÕéûLK@LK@@ºNvcc5v0-usb,regulator-fixed Ævcc5v0_usbÕéûLK@LK@@ºN¼vcc5v0-usb-host,regulator-fixed + >default »Ævcc5v0_usb_hostûLK@LK@@¼N¡vcc5v0-usb-otg,regulator-fixed + >default ½Ævcc5v0_usb_otgûLK@LK@@¼N¢vcc3v3-lcd0-n,regulator-fixedÆvcc3v3_lcd0_nû2Z 2Z  + >@"default ¾Nnregulator-state-memKvcc3v3-lcd1-n,regulator-fixedÆvcc3v3_lcd1_nû2Z 2Z  + >@"default ¿regulator-state-memK interrupt-parent#address-cells#size-cellscompatiblemodelgpio0gpio1gpio2gpio3gpio4i2c0i2c1i2c2i2c3i2c4i2c5serial0serial1serial2serial3serial4serial5serial6serial7serial8serial9spi0spi1spi2spi3ethernet0ethernet1mmc0mmc1device_typeregclocks#cooling-cellsenable-methodoperating-points-v2cpu-supplyphandleopp-sharedopp-hzopp-microvoltclock-latency-nsopp-suspendarm,smc-idshmem#clock-cellsinterruptsinterrupt-affinityarm,no-tick-in-suspendclock-frequencyclock-output-namespinctrl-0pinctrl-namesrangesclock-namesphysphy-namesports-implementedpower-domainsstatusdr_modephy_typeresetssnps,dis_u2_susphy_quirkextconinterrupt-controller#interrupt-cellsmbi-aliasmbi-rangesmsi-controllerpmuio1-supplypmuio2-supplyvccio1-supplyvccio2-supplyvccio3-supplyvccio4-supplyvccio5-supplyvccio6-supplyvccio7-supply#reset-cellsassigned-clocksassigned-clock-ratesrockchip,grffcs,suspend-voltage-selectorregulator-nameregulator-always-onregulator-boot-onregulator-min-microvoltregulator-max-microvoltregulator-ramp-delayvin-supplyregulator-off-in-suspendassigned-clock-parentsrockchip,system-power-controller#sound-dai-cellsvcc1-supplyvcc2-supplyvcc3-supplyvcc4-supplyvcc5-supplyvcc6-supplyvcc7-supplyvcc8-supplyvcc9-supplywakeup-sourceregulator-init-microvoltregulator-initial-moderegulator-on-in-suspendregulator-suspend-microvoltmic-in-differentialdmasreg-io-widthreg-shift#pwm-cells#power-domain-cellspm_qosinterrupt-namesmali-supplyfifo-depthmax-frequencyreset-namessnps,axi-configsnps,mixed-burstsnps,mtl-rx-configsnps,mtl-tx-configsnps,tsoclock_in_outphy-handlephy-modereset-assert-usreset-deassert-usreset-gpiossnps,blensnps,rd_osr_lmtsnps,wr_osr_lmtsnps,rx-queues-to-usesnps,tx-queues-to-usebus-widthcap-sd-highspeedcd-gpiosdisable-wpsd-uhs-sdr104vmmc-supplyvqmmc-supplynon-removabledma-namesrockchip,trcm-sync-tx-onlyarm,pl330-periph-burst#dma-cellsAVDD28-supplyirq-gpiosVDDIO-supplypolling-delay-passivepolling-delaythermal-sensorstemperaturehysteresistripcooling-devicerockchip,hw-tshut-temppinctrl-1pinctrl-2#thermal-sensor-cellsrockchip,hw-tshut-moderockchip,hw-tshut-polarity#io-channel-cellsvref-supplyrockchip,pipe-grfrockchip,pipe-phy-grf#phy-cellsrockchip,usbgrfphy-supplyvbus-supplyrockchip,pmugpio-controller#gpio-cellsbias-pull-upbias-disabledrive-strengthinput-schmitt-enablerockchip,pinsstdout-pathfunctioncolorlinux,default-triggersimple-audio-card,formatsimple-audio-card,namesimple-audio-card,mclk-fssound-daienable-active-highgpio