Ð þít‡8nÀ(Çnˆ :,Toradex Colibri iMX8QXP/DX on Colibri Evaluation Board V3@2toradex,colibri-imx8x-eval-v3toradex,colibri-imx8xfsl,imx8qxpaliases =/bus@5b000000/ethernet@5b040000 G/bus@5b000000/ethernet@5b050000Q/bus@5d000000/gpio@5d080000W/bus@5d000000/gpio@5d090000]/bus@5d000000/gpio@5d0a0000c/bus@5d000000/gpio@5d0b0000i/bus@5d000000/gpio@5d0c0000o/bus@5d000000/gpio@5d0d0000u/bus@5d000000/gpio@5d0e0000{/bus@5d000000/gpio@5d0f0000�/bus@5a000000/i2c@5a800000†/bus@5a000000/i2c@5a810000‹/bus@5a000000/i2c@5a820000�/bus@5a000000/i2c@5a830000•/bus@5b000000/mmc@5b010000š/bus@5b000000/mmc@5b020000Ÿ/bus@5b000000/mmc@5b030000¤/bus@5d000000/mailbox@5d1b0000¨/bus@5d000000/mailbox@5d1c0000¬/bus@5d000000/mailbox@5d1d0000°/bus@5d000000/mailbox@5d1e0000´/bus@5d000000/mailbox@5d1f0000¸/bus@5a000000/serial@5a060000À/bus@5a000000/serial@5a070000È/bus@5a000000/serial@5a080000Ð/bus@5a000000/serial@5a090000 Ø/vpu@2c000000/vpu-core@2d080000 â/vpu@2c000000/vpu-core@2d090000 ì/vpu@2c000000/vpu-core@2d0a0000"ö/bus@5a000000/i2c@5a810000/rtc@68û/system-controller/rtccpus cpu@0cpu2arm,cortex-a35 psci€+@=J€W@i€v ‡ûŽ¢± cpu@1cpu2arm,cortex-a35 psci€+@=J€W@i€v ‡ûŽ¢± cpu@2cpu2arm,cortex-a35 psci€+@=J€W@i€v ‡ûŽ¢± cpu@3cpu2arm,cortex-a35 psci€+@=J€W@i€v ‡ûŽ¢±l2-cache02cache¹ -@?±opp-table2operating-points-v2űopp-900000000Ð5¤é×B@åIðopp-1200000000ÐG†Œ×ÈàåIðöinterrupt-controller@51a00000 2arm,gic-v3  Q Q°  ( ±reserved-memory 3decoder-boot@84000000 „:encoder-boot@86000000 † :decoder-rpc@92000000 ’:dsp@92400000 ’@:±encoder-rpc@94400000 ”@p:pmu2arm,cortex-a35-pmu (psci 2arm,psci-1.0smcsystem-controller 2fsl,imx-scu Atx0rx0gip3$Lpower-controller2fsl,imx8qxp-scu-pdfsl,scu-pdS±clock-controller2fsl,imx8qxp-clkfsl,scu-clkg±pinctrl2fsl,imx8qxp-iomuxctdefault ‚ad7879intgrp Œ˜!±'adc0grp0Œd`c`h`g`canintgrp Œ @csictlgrpŒ¡ ¢ extio0grp Œ1@±fec1grpxŒ5 4 &a%a'a(a-a.a/a0a±;fec1slpgrpxŒ5A4A&A%A'A(A-A.A/A0A±<flexcan0grpŒj!i!flexcan1grpŒl!k!flexcan2grpŒn!m!gpioblongrp ŒŸ`gpiokeysgrp Œ�pA±Bhog0grp8Œ* �až S Ša, Ža¥ T ‹a¦ U ˆaR ‰a§ ¨    ’ © X ª « ¬ ±hog1grpŒ“ £ ±hogscfwgrp Œ� i2c0grpŒ›!š!±%i2c0mipilvds0grpŒtÆ uÆ i2c0mipilvds1grpŒxÆ yÆ i2c1grpŒv!w!±*lcdifgrp,ŒL`H`K`J``7``8`9`:`;`<`=`>`?`@`A`B`C`E`F`G`I`)`P`lpspi2grp0ŒY!Z@[@\@lpuart0grp0Œo p i j ±lpuart2grpŒr q ±lpuart3grpŒm n ±!lpuart3ctrlgrpHŒ{ V W •  ” ±"pciebgrp$Œaa`pwmagrpŒ�a``pwmbgrp ŒM`pwmcgrp ŒN`pwmdgrpŒŒaO`sai0grp0Œ^@a@]@_@sgtl5000grp Œ™Asgtl5000usbclkgrp Œe!±&usb3503agrp Œ—ausbcdetgrp Œ3@usbh1reggrp Œ@usdhc1grp�Œ A ! ! ! !!!!!!A!±.usdhc1-100mhzgrp�Œ A ! ! ! !!!!!!A!±/usdhc1-200mhzgrp�Œ A ! ! ! !!!!!!A!±0usdhc2gpiogrp Œœ!±4usdhc2gpioslpgrp Œœ`±8usdhc2grpTŒA! !!!"!#!!±3usdhc2-100mhzgrpTŒA! !!!"!#!!±5usdhc2-200mhzgrpTŒA! !!!"!#!!±6usdhc2slpgrpTŒ`` `!`"`#`!±7wifigrp Œ‡ ocotp2fsl,imx8qxp-scu-ocotp keys"2fsl,imx8qxp-sc-keyfsl,imx-sc-key•t ¤disabledrtc2fsl,imx8qxp-sc-rtcwatchdog"2fsl,imx8qxp-sc-wdtfsl,imx-sc-wdt«<thermal-sensor*2fsl,imx8qxp-sc-thermalfsl,imx-sc-thermal·± timer2arm,armv8-timer0(   clock-xtal32k 2fixed-clockgÍ€ Ýxtal_32KHzclock-xtal24m 2fixed-clockgÍn6 Ýxtal_24MHzthermal-zonescpu0-thermalðúÐ ctripstrip0$¡ø0Ðpassive± trip1$ð0Ð criticalcooling-mapsmap0; 0@ ÿÿÿÿÿÿÿÿ ÿÿÿÿÿÿÿÿ ÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿbus@58000000 2simple-bus 3XXclock-img-ipg 2fixed-clockgÍ ë Ýimg_ipg_clk±jpegdec@58400000 X@0(5678‡Operipg[k ë ëÂ(€�‚ƒ„2nxp,imx8qxp-jpgdecjpegenc@58450000 XE0(1234‡Operipg[k ë ëÂ(€…†‡ˆ2nxp,imx8qxp-jpgencclock-controller@585d00002fsl,imx8qxp-lpcg X]g‡Ž0Ýimg_jpeg_dec_lpcg_clkimg_jpeg_dec_lpcg_ipg_clk€±clock-controller@585f00002fsl,imx8qxp-lpcg X_g‡Ž0Ýimg_jpeg_enc_lpcg_clkimg_jpeg_enc_lpcg_ipg_clk€±vpu@2c000000 3,, ,€ ¤disabledmailbox@2d0000002fsl,imx6sx-mu - (Õœ€ ¤disabled±mailbox@2d0200002fsl,imx6sx-mu - (Öœ€ ¤disabled±mailbox@2d0400002fsl,imx6sx-mu - (Úœ€ ¤disabled±vpu-core@2d080000 -2nxp,imx8q-vpu-decoder€ Atx0tx1rx$L ¤disabledvpu-core@2d090000 - 2nxp,imx8q-vpu-encoder€ Atx0tx1rx$L ¤disabledvpu-core@2d0a0000 - 2nxp,imx8q-vpu-encoder€ Atx0tx1rx$L ¤disabledbus@59000000 2simple-bus 3YYclock-audio-ipg 2fixed-clockgÍ'Ýaudio_ipg_clk±clock-controller@595800002fsl,imx8qxp-lpcg YXg ‡ Ž4Ýdsp_lpcg_adb_clkdsp_lpcg_ipg_clkdsp_lpcg_core_clk€±clock-controller@595900002fsl,imx8qxp-lpcg YYg‡ŽÝdsp_ram_lpcg_ipg_clk€±dsp@596e80002fsl,imx8qxp-dsp Yn€€‡Oipgocramcore €âëAtxdb0txdb1rxdb0rxdb10L¨ ¤disabledbus@5a000000 2simple-bus 3ZZclock-dma-ipg 2fixed-clockgÍ' Ýdma_ipg_clk±#serial@5a060000 Z (ᇠOipgbaud€9¤okay2fsl,imx8qxp-lpuarttdefault‚serial@5a070000 Z (⇠Oipgbaud€: ¤disabled2fsl,imx8qxp-lpuartserial@5a080000 Z (㇠Oipgbaud€;¤okay2fsl,imx8qxp-lpuarttdefault‚serial@5a090000 Z  (ä‡   Oipgbaud€<¤okay2fsl,imx8qxp-lpuarttdefault‚!"clock-controller@5a4600002fsl,imx8qxp-lpcg ZFg‡9#Ž'Ýuart0_lpcg_baud_clkuart0_lpcg_ipg_clk€9±clock-controller@5a4700002fsl,imx8qxp-lpcg ZGg‡:#Ž'Ýuart1_lpcg_baud_clkuart1_lpcg_ipg_clk€:±clock-controller@5a4800002fsl,imx8qxp-lpcg ZHg‡;#Ž'Ýuart2_lpcg_baud_clkuart2_lpcg_ipg_clk€;±clock-controller@5a4900002fsl,imx8qxp-lpcg ZIg‡<#Ž'Ýuart3_lpcg_baud_clkuart3_lpcg_ipg_clk€<± i2c@5a800000 Z€@ (܇$$Operipg [`kn6€`¤okay$2fsl,imx8qxp-lpi2cfsl,imx7ulp-lpi2c ͆ tdefault‚%&touchscreen@2c 2adi,ad7879-1tdefault‚' ,((¶Ïxæ-;ÿi2c@5a810000 Z�@ (݇))Operipg [akn6€a¤okay$2fsl,imx8qxp-lpi2cfsl,imx7ulp-lpi2c ͆ tdefault‚*rtc@68 2st,m41t0 hi2c@5a820000 Z‚@ (Þ‡++Operipg [bkn6€b ¤disabled$2fsl,imx8qxp-lpi2cfsl,imx7ulp-lpi2ci2c@5a830000 Zƒ@ (߇,,Operipg [ckn6€c ¤disabled$2fsl,imx8qxp-lpi2cfsl,imx7ulp-lpi2cclock-controller@5ac000002fsl,imx8qxp-lpcg ZÀg‡`#Ž Ýi2c0_lpcg_clki2c0_lpcg_ipg_clk€`±$clock-controller@5ac100002fsl,imx8qxp-lpcg ZÁg‡a#Ž Ýi2c1_lpcg_clki2c1_lpcg_ipg_clk€a±)clock-controller@5ac200002fsl,imx8qxp-lpcg ZÂg‡b#Ž Ýi2c2_lpcg_clki2c2_lpcg_ipg_clk€b±+clock-controller@5ac300002fsl,imx8qxp-lpcg ZÃg‡c#Ž Ýi2c3_lpcg_clki2c3_lpcg_ipg_clk€c±,bus@5b000000 2simple-bus 3[[clock-conn-axi 2fixed-clockgÍÞCU Ýconn_axi_clk±@clock-conn-ahb 2fixed-clockgÍ ï!ª Ýconn_ahb_clkclock-conn-ipg 2fixed-clockgÍ÷�Õ Ýconn_ipg_clk±?mmc@5b010000 (è [‡--- Oipgahbper€ø¤okay"2fsl,imx8qxp-usdhcfsl,imx7d-usdhcS]kq"tdefaultstate_100mhzstate_200mhz‚.y/ƒ0mmc@5b020000 (é [‡111 Oipgahbper€ù�¢¤okay"2fsl,imx8qxp-usdhcfsl,imx7d-usdhcS ²( »2(tdefaultstate_100mhzstate_200mhzsleep‚34y54ƒ64Ç78Ñmmc@5b030000 (ê [‡999 Oipgahbper€ú ¤disabled"2fsl,imx8qxp-usdhcfsl,imx7d-usdhcethernet@5b040000 [0( ‡::: :Oipgahbenet_clk_refptp[ûûkæ²€sY@Üî€û¤okay.2fsl,imx8qxp-fecfsl,imx8qm-fecfsl,imx6sx-fectdefaultsleep‚;y<rmii =mdio ethernet-phy@22ethernet-phy-ieee802.3-c22%d ±=ethernet@5b050000 [0( ‡>>> >Oipgahbenet_clk_refptp[üükæ²€sY@Üî€ü ¤disabled.2fsl,imx8qxp-fecfsl,imx8qm-fecfsl,imx6sx-fecclock-controller@5b2000002fsl,imx8qxp-lpcg [ g‡ø?@ Ž9Ýsdhc0_lpcg_per_clksdhc0_lpcg_ipg_clksdhc0_lpcg_ahb_clk€ø±-clock-controller@5b2100002fsl,imx8qxp-lpcg [!g‡ù?@ Ž9Ýsdhc1_lpcg_per_clksdhc1_lpcg_ipg_clksdhc1_lpcg_ahb_clk€ù±1clock-controller@5b2200002fsl,imx8qxp-lpcg ["g‡ú?@ Ž9Ýsdhc2_lpcg_per_clksdhc2_lpcg_ipg_clksdhc2_lpcg_ahb_clk€ú±9clock-controller@5b2300002fsl,imx8qxp-lpcg [#g0‡ûû@û??Ž …Ýenet0_lpcg_timer_clkenet0_lpcg_txc_sampling_clkenet0_lpcg_ahb_clkenet0_lpcg_rgmii_txc_clkenet0_lpcg_ipg_clkenet0_lpcg_ipg_s_clk€û±:clock-controller@5b2400002fsl,imx8qxp-lpcg [$g0‡üü@ü??Ž …Ýenet1_lpcg_timer_clkenet1_lpcg_txc_sampling_clkenet1_lpcg_ahb_clkenet1_lpcg_rgmii_txc_clkenet1_lpcg_ipg_clkenet1_lpcg_ipg_s_clk€ü±>bus@5c000000 2simple-bus 3\\ddr-pmu@5c0200002fsl,imx8-ddr-pmu \ (ƒbus@5d000000 2simple-bus 3]]clock-lsio-mem 2fixed-clockgÍ ë Ýlsio_mem_clkclock-lsio-bus 2fixed-clockgÍõá Ýlsio_bus_clk±Agpio@5d080000 ] (ˆ/?€Ç 2fsl,imx8qxp-gpiofsl,imx35-gpiogpio@5d090000 ]  (‰/?€È 2fsl,imx8qxp-gpiofsl,imx35-gpiogpio@5d0a0000 ]  (Š/?€É 2fsl,imx8qxp-gpiofsl,imx35-gpiogpio@5d0b0000 ]  (‹/?€Ê 2fsl,imx8qxp-gpiofsl,imx35-gpio±(gpio@5d0c0000 ]  (Œ/?€Ë 2fsl,imx8qxp-gpiofsl,imx35-gpiogpio@5d0d0000 ]  (�/?€Ì 2fsl,imx8qxp-gpiofsl,imx35-gpiogpio@5d0e0000 ] (Ž/?€Í 2fsl,imx8qxp-gpiofsl,imx35-gpiogpio@5d0f0000 ] (�/?€Î 2fsl,imx8qxp-gpiofsl,imx35-gpiomailbox@5d1b0000 ] (°œ ¤disabled2fsl,imx8qxp-mufsl,imx6sx-mumailbox@5d1c0000 ] (±œ-2fsl,imx8-mu-scufsl,imx8qxp-mufsl,imx6sx-mu±mailbox@5d1d0000 ] (²œ ¤disabled-2fsl,imx8-mu-scufsl,imx8qxp-mufsl,imx6sx-mumailbox@5d1e0000 ] (³œ ¤disabled-2fsl,imx8-mu-scufsl,imx8qxp-mufsl,imx6sx-mumailbox@5d1f0000 ] (´œ ¤disabled-2fsl,imx8-mu-scufsl,imx8qxp-mufsl,imx6sx-mumailbox@5d200000 ]  (¸œ€Ú ¤disabled2fsl,imx8qxp-mufsl,imx6sx-mumailbox@5d210000 ]! (¹œ€Û ¤disabled2fsl,imx8qxp-mufsl,imx6sx-mumailbox@5d280000 ]( (Àœ€â2fsl,imx8qxp-mufsl,imx6sx-mu±clock-controller@5d4000002fsl,imx8qxp-lpcg ]@g4‡¿¿¿A¿ŽhÝpwm0_lpcg_ipg_clkpwm0_lpcg_ipg_hf_clkpwm0_lpcg_ipg_s_clkpwm0_lpcg_ipg_slv_clkpwm0_lpcg_ipg_mstr_clk€¿clock-controller@5d4100002fsl,imx8qxp-lpcg ]Ag4‡ÀÀÀAÀŽhÝpwm1_lpcg_ipg_clkpwm1_lpcg_ipg_hf_clkpwm1_lpcg_ipg_s_clkpwm1_lpcg_ipg_slv_clkpwm1_lpcg_ipg_mstr_clk€Àclock-controller@5d4200002fsl,imx8qxp-lpcg ]Bg4‡ÁÁÁAÁŽhÝpwm2_lpcg_ipg_clkpwm2_lpcg_ipg_hf_clkpwm2_lpcg_ipg_s_clkpwm2_lpcg_ipg_slv_clkpwm2_lpcg_ipg_mstr_clk€Áclock-controller@5d4300002fsl,imx8qxp-lpcg ]Cg4‡ÂÂÂAÂŽhÝpwm3_lpcg_ipg_clkpwm3_lpcg_ipg_hf_clkpwm3_lpcg_ipg_s_clkpwm3_lpcg_ipg_slv_clkpwm3_lpcg_ipg_mstr_clk€Âclock-controller@5d4400002fsl,imx8qxp-lpcg ]Dg4‡ÃÃÃAÃŽhÝpwm4_lpcg_ipg_clkpwm4_lpcg_ipg_hf_clkpwm4_lpcg_ipg_s_clkpwm4_lpcg_ipg_slv_clkpwm4_lpcg_ipg_mstr_clk€Ãclock-controller@5d4500002fsl,imx8qxp-lpcg ]Eg4‡ÄÄÄAÄŽhÝpwm5_lpcg_ipg_clkpwm5_lpcg_ipg_hf_clkpwm5_lpcg_ipg_s_clkpwm5_lpcg_ipg_slv_clkpwm5_lpcg_ipg_mstr_clk€Äclock-controller@5d4600002fsl,imx8qxp-lpcg ]Fg4‡ÅÅÅAÅŽhÝpwm6_lpcg_ipg_clkpwm6_lpcg_ipg_hf_clkpwm6_lpcg_ipg_s_clkpwm6_lpcg_ipg_slv_clkpwm6_lpcg_ipg_mstr_clk€Åclock-controller@5d4700002fsl,imx8qxp-lpcg ]Gg4‡ÆÆÆAÆŽhÝpwm7_lpcg_ipg_clkpwm7_lpcg_ipg_hf_clkpwm7_lpcg_ipg_s_clkpwm7_lpcg_ipg_slv_clkpwm7_lpcg_ipg_mstr_clk€ÆchosenK/bus@5a000000/serial@5a090000regulator-module-3v32regulator-fixedW+V3.3f2Z ~2Z ±2gpio-keys 2gpio-keystdefault‚Bkey-wakeup–Wake-Up µ( œ�§ ¹ interrupt-parent#address-cells#size-cellsmodelcompatibleethernet0ethernet1gpio0gpio1gpio2gpio3gpio4gpio5gpio6gpio7i2c0i2c1i2c2i2c3mmc0mmc1mmc2mu0mu1mu2mu3mu4serial0serial1serial2serial3vpu_core0vpu_core1vpu_core2rtc0rtc1device_typeregenable-methodi-cache-sizei-cache-line-sizei-cache-setsd-cache-sized-cache-line-sized-cache-setsnext-level-cacheclocksoperating-points-v2#cooling-cellsphandlecache-levelopp-sharedopp-hzopp-microvoltclock-latency-nsopp-suspend#interrupt-cellsinterrupt-controllerinterruptsrangesno-mapmbox-namesmboxes#power-domain-cells#clock-cellspinctrl-namespinctrl-0fsl,pinslinux,keycodesstatustimeout-sec#thermal-sensor-cellsclock-frequencyclock-output-namespolling-delay-passivepolling-delaythermal-sensorstemperaturehysteresistripcooling-deviceclock-namesassigned-clocksassigned-clock-ratespower-domainsclock-indices#mbox-cellsmemory-regiontouchscreen-max-pressureadi,resistance-plate-xadi,first-conversion-delayadi,acquisition-timeadi,median-filter-sizeadi,averagingadi,conversion-intervalbus-widthnon-removableno-sdno-sdiopinctrl-1pinctrl-2fsl,tuning-start-tapfsl,tuning-stepcd-gpiosvmmc-supplypinctrl-3disable-wpfsl,num-tx-queuesfsl,num-rx-queuesphy-modephy-handlefsl,magic-packetmax-speedgpio-controller#gpio-cellsstdout-pathregulator-nameregulator-min-microvoltregulator-max-microvoltlabellinux,codedebounce-intervalwakeup-source