Ð þíöæ8ì ( ÚëÔ #,Inforce 6640 Single Board Computer.2inforce,ifc6640qcom,apq8096-sbcqcom,apq8096=#IchosenWserial0:115200n8clocksxo-board 2fixed-clockcp$ø €xo_board“sleep-clk 2fixed-clockcpü €sleep_clk“cpus cpu@0›cpu 2qcom,kryo§«psci¹ÉÜã÷“l2-cache2cache“cpu@1›cpu 2qcom,kryo§«psci¹ÉÜã÷“ cpu@100›cpu 2qcom,kryo§«psci¹ÉÜã÷“ l2-cache2cache“cpu@101›cpu 2qcom,kryo§«psci¹ÉÜã÷“ cpu-mapcluster0core0#core1# cluster1core0# core1# idle-states'pscicpu-sleep-02arm,idle-state4standalone-power-collapseD[‚lP|,“opp-table-cluster02operating-points-v2-kryo-cpu� ™“opp-307200000¤O€«¼ @opp-422400000¤-P«¼ @opp-480000000¤œ8«¼ @opp-556800000¤!0«¼ @opp-652800000¤&è𫼠@opp-729600000¤+|Ы¼ @opp-844800000¤2Z «¼ @opp-960000000¤98p«¼ @opp-1036800000¤=ÌP«¼ @opp-1113600000¤B`0«¼ @opp-1190400000¤Fô«¼ @opp-1228800000¤I>«¼ @opp-1324800000¤NöØ«¼ @opp-1363200000¤Q@È«¼ @opp-1401600000¤SЏ«¼ @opp-1478400000¤X˜«¼ @opp-1497600000¤YC�«¼ @opp-1593600000¤^üh«¼ @opp-table-cluster12operating-points-v2-kryo-cpu� ™“opp-307200000¤O€«¼ @opp-403200000¤X«¼ @opp-480000000¤œ8«¼ @opp-556800000¤!0«¼ @opp-652800000¤&è𫼠@opp-729600000¤+|Ы¼ @opp-806400000¤0°«¼ @opp-883200000¤4¤�«¼ @opp-940800000¤8x«¼ @opp-1036800000¤=ÌP«¼ @opp-1113600000¤B`0«¼ @opp-1190400000¤Fô«¼ @opp-1248000000¤Jbø«¼ @opp-1324800000¤NöØ«¼ @opp-1401600000¤SЏ«¼ @opp-1478400000¤X˜«¼ @opp-1555200000¤\²x«¼ @opp-1632000000¤aFX«¼ @opp-1708800000¤eÚ8«¼ @opp-1785600000¤jn«¼ @opp-1804800000¤k“«¼ @opp-1824000000¤l¸«¼ @opp-1900800000¤qK諼 @opp-1920000000¤rpૼ @opp-1996800000¤wÀ«¼ @opp-2073600000¤{˜ «¼ @opp-2150400000¤€,€«¼ @firmwarescm2qcom,scm-msm8996qcom,scmÍ 0memory@80000000›memory§€psci 2arm,psci-1.0²smcreserved-memory Ýmemory@85800000§…€`ämemory@85e00000§…à äsmem-mem@86000000§† ä“memory@86200000§† `ärmtfs2qcom,rmtfs-memë ð äý mpss@88800000§ˆ€ ä“Padsp@8ea00000§Ž °ä“•slpi@90500000§�P ä“Igpu@90f000002shared-dma-pool§�ðä“0venus@91000000§‘Pä“Gmba@91500000§‘P ä“Orpm-glink2qcom,glink-rpm ¨!2rpm-requests2qcom,rpm-msm8996 9rpm_requestsqcom,rpmcc2qcom,rpmcc-msm8996qcom,rpmcccÜMxo“power-controller2qcom,msm8996-rpmpdYã“Kopp-table2operating-points-v2“opp1mopp2mopp3mopp4mopp5mopp6mpm8994-regulators2qcom,rpm-pm8994-regulatorsw…“¡¯½ËÙçõ"8J`q‡�¬s3 ¾vreg_s3a_1p3ÍÖ åÖ “s4 ¾vreg_s4a_1p8Íw@åw@ý“s5¾vreg_s5a_2p15Í Îpå Îp“s7 ¾vreg_s7a_1p0Í 5å 5l1 ¾vreg_l1a_1p0ÍB@åB@l2¾vreg_l2a_1p25ÍÐåÐl3¾vreg_l3a_0p875Í øPå øPl4¾vreg_l4a_1p225ͱ(å±(l6 ¾vreg_l6a_1p2ÍO€åO€l8 ¾vreg_l8a_1p8Íw@åw@l9 ¾vreg_l9a_1p8Íw@åw@l10¾vreg_l10a_1p8Íw@åw@l11¾vreg_l11a_1p15ÍŒ0åŒ0l12¾vreg_l12a_1p8Íw@åw@“Bl13¾vreg_l13a_2p95Íw@å-p“yl14¾vreg_l14a_1p8Íw@åw@l15¾vreg_l15a_1p8Íw@åw@l16¾vreg_l16a_2p7Í)2àå)2àl17¾vreg_l17a_2p8Í&% å&% l18¾vreg_l18a_2p85Í)2àå,@ l19¾vreg_l19a_2p8Í-ÆÀå-ÆÀl20¾vreg_l20a_2p95Í-på-p“>l21¾vreg_l21a_2p95Í-på-p“xl22¾vreg_l22a_3p0Í2Z å2Z l23¾vreg_l23a_2p8Í*¹€å*¹€l24¾vreg_l24a_3p075Í.ë¸å.ë¸l25¾vreg_l25a_1p2ÍO€åO€“?l27¾vreg_l26a_0p8ÍB@åB@l28¾vreg_l28a_0p925ÍHåH“Al29¾vreg_l29a_2p8Í*¹€å*¹€l30¾vreg_l30a_1p8Íw@åw@l32¾vreg_l32a_1p8Íw@åw@lvs1¾vreg_lvs1a_1p8lvs2¾vreg_lvs2a_1p8smem 2qcom,smem*8smp2p-adsp 2qcom,smp2p@»­ ž2 JYmaster-kernelimaster-kernely“–slave-kernel islave-kernel�¥“”smp2p-mpss 2qcom,smp2p@³¬ Ã2JYmaster-kernelimaster-kernely“Mslave-kernel islave-kernel�¥“Lsmp2p-slpi 2qcom,smp2p@á® ²2JYmaster-kernelimaster-kernely“Jslave-kernel islave-kernel�¥“Hsoc Ýÿÿÿÿ 2simple-busphy-wrapper@340002qcom,msm8996-qmp-pcie-phy§@ˆ  Ý@@ÜÀ¿ØMauxcfg_ahbref¶Uef½phycommoncfg Édisabledphy@1000§0ÜÜ´Mpipe0¶P½lane0c€pcie_0_pipe_clk_srcГphy@2000§ 0"$ÜܹMpipe1¶R½lane1c€pcie_1_pipe_clk_srcГphy@3000§0024ÜܾMpipe2¶T½lane2c€pcie_2_pipe_clk_srcГsram@680002qcom,rpm-msg-ram§€`“qfprom@74000 2qcom,msm8996-qfpromqcom,qfprom§@ÿ hstx_trim@24e§NÛ“rhstx_trim@24f§OÛ“sspeedbin@133§3Û“ rng@83000 2qcom,prng-ee§0ܘMcoreclock-controller@3000002qcom,gcc-msm8996càY§0 0ÜJ­Mcxocxo2sleep_clkpcie_0_pipe_clk_srcpcie_1_pipe_clk_srcpcie_2_pipe_clk_srcusb3_phy_pipe_clk_srcufs_rx_symbol_0_clk_srcufs_rx_symbol_1_clk_srcufs_tx_symbol_0_clk_src“interconnect@4080002qcom,msm8996-bimc§@€ í Mbusbus_aÜ“%thermal-sensor@4a9000!2qcom,msm8996-tsensqcom,tsens-v2§J�J€ ʽuplowcritical“˜thermal-sensor@4ad000!2qcom,msm8996-tsensqcom,tsens-v2§JÐJÀ¸®uplowcritical“™dma-controller@6440002qcom,bam-v1.7.0§d@@ ÎܤMbam_clk5@H“crypto@67a0002qcom,crypto-v5.4§g `ܦ¥¤Mifacebuscoreafrxtxinterconnect@5000002qcom,msm8996-cnoc§Pí Mbusbus_aÜinterconnect@5240002qcom,msm8996-snoc§R@Àí Mbusbus_aÜ“pinterconnect@5430002qcom,msm8996-a0noc§T0`í3Maggre0_snoc_axiaggre0_cnoc_ahbaggre0_noc_mpu_cfgÜÌÍãpinterconnect@5620002qcom,msm8996-a1noc§V Pí Mbusbus_aÜ>?interconnect@5830002qcom,msm8996-a2noc§X0pí!Mbusbus_aaggre2_ufs_axiufs_axi Ü@AÑÁ“ointerconnect@5a40002qcom,msm8996-mnoc§Z@ÀíMbusbus_aifaceÜBC “$interconnect@5c00002qcom,msm8996-pnoc§\0í Mbusbus_aÜhwlock@7400002qcom,tcsr-mutex§t~“syscon@7600002qcom,tcsr-msm8996syscon§v“Nsyscon@7a00002qcom,tcsr-msm8996syscon§z€“ clock-controller@8c00002qcom,mmcc-msm8996càY§Œ0ÜY!!RMxogcc_mmss_noc_cfg_ahb_clkgpll0dsi0plldsi0pllbytedsi1plldsi1pllbytehdmipll(Œ    œ%1|0Gž€:i�98p1,€@“ mdss@900000 2qcom,mdss§�›@›€@"±mdss_physvbif_physvbif_nrt_physp  S�¥Ü t y Mifacecore ÝÉokay“"mdp@901000 2qcom,mdp5§�  ±mdp_phys"(Ü t v y \ {Mifacebuscoreiommuvsync»#Œ y {œá£$ø0Â$%$%$%Ðmdp0-memmdp1-memrotator-memports port@0§endpointã&“-port@1§endpointã'“)port@2§endpointã(“+dsi@9940002qcom,mdss-dsi-ctrl§™@ ±dsi_ctrl"8Ü y } t v A w -Mmdp_corebyteifacebuscore_mmsspixelcoreŒ ! ó!! !dsi Édisabled ports port@0§endpointã)“'port@1§endpointdsi-phy@9944002qcom,dsi-phy-14nm§™D™E™Hˆ±dsi_phydsi_phy_lanedsi_pllcÐÜ t Mifaceref Édisabled“!dsi@9960002qcom,mdss-dsi-ctrl§™` ±dsi_ctrl"8Ü y ~ t v A x €-Mmdp_corebyteifacebuscore_mmsspixelcoreŒ " ó** *dsi Édisabled ports port@0§endpointã+“(port@1§endpointdsi-phy@9964002qcom,dsi-phy-14nm§™d™e™hˆ±dsi_phydsi_phy_lanedsi_pllcÐÜ t Mifaceref Édisabled“*hdmi-tx@9a00002qcom,hdmi-tx-8996§š aXžÿ,±core_physicalqfprom_physicalhdcp_physical"(Ü y t | u z#Mmdp_coreifacecorealt_ifaceextp ,Éokayports port@0§endpointã-“&hdmi-phy@9a0600Ð2qcom,hdmi-phy-89960§šÄš $š $š$š$šÈ>±hdmi_pllhdmi_tx_l0hdmi_tx_l1hdmi_tx_l2hdmi_tx_l3hdmi_phyÜ tÖ MifacerefxocÉokay“,gpu@b000002qcom,adreno-530.2qcom,adreno§°ð±kgsl_3d0_reg_memory ,(Ü f h g¨Z#Mcoreifacerbbmtimermemmem_ifaceÂ%%Ðgfx-memp ».�  *speed_binã/Éokay÷“›opp-table2operating-points-v2“/opp-624000000¤%1|« opp-560000000¤!`ì« opp-510000000¤eû€«ÿopp-401800000¤òû@«ÿopp-315000000¤Æ„À«ÿopp-214000000¤ Áa€«ÿopp-133000000¤ík@«ÿzap-shader*0pinctrl@10100002qcom,msm8996-pinctrl§0 Ð;K1–W�¥“1blsp1-spi1-default“}spicgpio0gpio1gpio3 hblsp_spi1q €cscgpio2hgpioq€�blsp1-spi1-sleepcgpio0gpio1gpio2gpio3hgpioq™“~blsp2-uart1-2pins cgpio4gpio5 hblsp_uart8q€“�blsp2-uart1-2pins-sleep cgpio4gpio5hgpioq€“‚blsp2-i2c2 cgpio6gpio7 hblsp_i2c8q€“†blsp2-i2c2-sleep cgpio6gpio7hgpioq€“‡cci0-defaultcgpio17gpio18hcci_i2cq€“Dcamera-rear-defaultmclk0cgpio13 hcam_mclkq€rstcgpio25hgpioq€pwdncgpio26hgpioq€cci1-defaultcgpio19gpio20hcci_i2cq€“Ecamera-board-defaultmclk1cgpio14 hcam_mclkq€pwdncgpio98hgpioq€rstcgpio104hgpioq€camera-front-defaultmclk2cgpio15 hcam_mclkq€rstcgpio23hgpioq€pwdncgpio133hgpioq€pcie0-state-on“7perstcgpio35hgpioq™clkreqcgpio36hpci_e0q¨wakecgpio37hgpioq¨pcie0-state-off“8perstcgpio35hgpioq™clkreqcgpio36hgpioq€wakecgpio37hgpioq€blsp1-uart2-defaultcgpio41gpio42gpio43gpio44 hblsp_uart2q€“zblsp1-uart2-sleepcgpio41gpio42gpio43gpio44hgpioq€“{blsp1-i2c2-defaultcgpio47gpio48 hblsp_i2c3q€“blsp1-i2c2-sleepcgpio47gpio48hgpioq€“€blsp2-uart2-4pinscgpio49gpio50gpio51gpio52 hblsp_uart9q€blsp2-uart2-4pins-sleepcgpio49gpio50gpio51gpio52 hblsp_uart9q€blsp2-i2c3cgpio51gpio52 hblsp_i2c9q€“ˆblsp2-i2c3-sleepcgpio51gpio52hgpioq€“‰wcd-intr-defaultcgpio54hgpioq™µ“’blsp2-i2c1cgpio55gpio56 hblsp_i2c7q€“ƒblsp2-i2c0-sleepcgpio55gpio56hgpioq€“„blsp2-i2c5cgpio60gpio61 hblsp_i2c11q€“Šcdc-reset-activecgpio64hgpioq™�“‘cdc-reset-sleepcgpio64hgpioq€Âblsp2-spi5-default“�spicgpio85gpio86gpio88 hblsp_spi12q €cscgpio87hgpioq€�blsp2-spi5-sleepcgpio85gpio86gpio87gpio88hgpioq™“Žblsp2-i2c6cgpio87gpio88 hblsp_i2c12q€“‹blsp2-i2c6-sleepcgpio87gpio88hgpioq€“Œpcie1-state-on“9perstcgpio130hgpioq™clkreqcgpio131hpci_e1q¨wakecgpio132hgpioq™pcie1-state-off“:clkreqcgpio131hgpioq€wakecgpio132hgpioq€pcie2-state-on“;perstcgpio114hgpioq™clkreqcgpio115hpci_e2q¨wakecgpio116hgpioq™pcie2-state-off“<clkreqcgpio115hgpioq€wakecgpio116hgpioq€sdc1-state-on“tclk csdc1_clk€qcmd csdc1_cmd¨q data csdc1_data¨q rclk csdc1_rclk™sdc1-state-off“uclk csdc1_clk€qcmd csdc1_cmd¨qdata csdc1_data¨qrclk csdc1_rclk™sdc2-clk-onclk csdc2_clk€qcmd csdc2_cmd¨q data csdc2_data¨q sdc2-clk-offclk csdc2_clk€qcmd csdc2_cmd¨qdata csdc2_data¨qsdc2-pins-default“vclk csdc2_clk€qcmd csdc2_cmd¨q data csdc2_data¨q cdcgpio38hgpio¨qsdc2-pins-sleep“wclk csdc2_clk€qcmd csdc2_cmd¨qdata csdc2_data¨qcdcgpio38hgpio¨qsram@2900002qcom,rpm-stats§)spmi@400f0002qcom,spmi-pmic-arb(§ð@€À€€  !±corechnlsobsrvrintrcnfg periph_irq F@Í �¥pmic@02qcom,pm8994qcom,spmi-pmic§ rtc@60002qcom,pm8941-rtc§`a ±rtcalarmapon@8002qcom,pm8916-pon§Úêpwrkey2qcom,pm8941-pwrkeyø= ¨tresin2qcom,pm8941-resinø= ¨ Édisabledtemp-alarm@24002qcom,spmi-temp-alarm§$$ 2thermal“�adc@31002qcom,spmi-vadc§11 )“2adc-chan@7§;Lvph_pwradc-chan@8§ Ldie_tempadc-chan@9§  Lref_625mvadc-chan@a§  Lref_1250mvadc-chan@e§adc-chan@f§gpios@c000 2qcom,pm8994-gpioqcom,spmi-gpio§À;K3W�¥“3mpps@a0002qcom,pm8994-mppqcom,spmi-mpp§ ;WK4�¥“4pmic@12qcom,pm8994qcom,spmi-pmic§ pwm2qcom,pm8994-lpg R Édisabledregulators2qcom,pm8994-regulatorspmic@22qcom,pmi8994qcom,spmi-pmic§ gpios@c000!2qcom,pmi8994-gpioqcom,spmi-gpio§À;K5 W�¥“5mpps@a0002qcom,pmi8994-mppqcom,spmi-mpp§ ;K6W�¥“6pmic@32qcom,pmi8994qcom,spmi-pmic§ pwm2qcom,pmi8994-lpg R Édisabledregulators2qcom,pmi8994-regulators wled@d8002qcom,pmi8994-wled§ØÙØshort]g Édisabledagnoc@0p2simple-pm-bus Ýpcie@6000002qcom,pcie-msm8996 Édisabledpzÿ„ §`   ¨ ±parfdbielbiconfig pciephy 0Ý  0 0Лpci •msi¥Ž€¡ôõ÷ø¯defaultsleep½7Ç8Ñ(Ü´³²±°"Mpipeauxcfgbus_masterbus_slavepcie@6080002qcom,pcie-msm8996pzÿ„ Édisabled §`€   ¨ ±parfdbielbiconfig pciephy 0Ý  0 0Лpci �msi¥Ž€¡¯defaultsleep½9Ç:Ñ(ܹ¸·¶µ"Mpipeauxcfgbus_masterbus_slavepcie@6100002qcom,pcie-msm8996pzÿ„ Édisabled §a  ¨±parfdbielbiconfig pciephy 0Ý  00Лpci ¥msi¥Ž€¡Ž��‘¯defaultsleep½;Ç<Ñ(ܾ½¼»º"Mpipeauxcfgbus_masterbus_slaveufshc@624000,2qcom,msm8996-ufshcqcom,ufshcjedec,ufs-2.0§b@%   =ufsphyp’Mcore_clk_srccore_clkbus_clkbus_aggr_clkiface_clkcore_clk_unipro_srccore_clk_uniprocore_clk_iceref_clktx_lane0_sync_clkrx_lane0_sync_clkXÜIÁRÑÂJÈÉJÅÆXâõá ëÂðÑ€á£ðàÉokay>?( 'À9ÝÐKÝГ@ufs_variant2qcom,ufs_variantphy@6270002qcom,msm8996-qmp-ufs-phy§bpÄ ÝÜ×Mref¶@½ufsphyÉokay^AnBphy@627400§bt,bvb|´Ð“=camss@a000002qcom,msm8996-camssp§£@ 0£P 8£` @££££ £  ¡¡@|±csiphy0csiphy0_clk_muxcsiphy1csiphy1_clk_muxcsiphy2csiphy2_clk_muxcsid0csid1csid2csid3ispifcsi_clk_muxvfe0vfe1xNOP()*+5:;@csiphy0csiphy1csiphy2csid0csid1csid2csid3ispifvfe0vfe1p   Ü � ¹ Œ � Ž ¦ ¥ § © ¨ « ª ¬ ® ­ ° ¯ ± ³ ² µ ´ ¶ ¸ · ‚ ™ Ÿ › š œ   ž � — ˜:Mtop_ahbispif_ahbcsiphy0_timercsiphy1_timercsiphy2_timercsi0_ahbcsi0csi0_phycsi0_pixcsi0_rdicsi1_ahbcsi1csi1_phycsi1_pixcsi1_rdicsi2_ahbcsi2csi2_phycsi2_pixcsi2_rdicsi3_ahbcsi3csi3_phycsi3_pixcsi3_rdiahbvfe0csi_vfe0vfe0_ahbvfe0_streamvfe1csi_vfe1vfe1_ahbvfe1_streamvfe_ahbvfe_axi »CCCC Édisabledports cci@a0c0002qcom,msm8996-cci § À 'p  Ü � ‹ Š ‚$Mcamss_top_ahbcci_ahbccicamss_ahbŒ ‹ ŠœÄ´<4`¯default½DE Édisabledi2c-bus@0§p€ i2c-bus@1§p€ iommu@b4000032qcom,msm8996-smmu-v2qcom,adreno-smmuqcom,smmu-v2§´~$NIJ‘Ü hZ Mifacebusp “.video-codec@c000002qcom,msm8996-venus§Àð p  Ü n q o pMcoreifacebusmbus Â$%%$Ðvideo-memcpu-cfg »FFF FFFFF F F F FFF!F(F)F+F,F-F1*GÉokayvideo-decoder2venus-decoderÜ rMcorep video-encoder2venus-encoderÜ sMcorep iommu@d00000"2qcom,msm8996-smmu-v2qcom,smmu-v2§Ð~$I@A‘Ü [ \ Mifacebusp “#iommu@d40000"2qcom,msm8996-smmu-v2qcom,smmu-v2§Ô~`OPQRSTUp Ü b c Mifacebus‘Éokay“Fiommu@da0000"2qcom,msm8996-smmu-v2qcom,smmu-v2§Ú~$LWXp Ü N O Mifacebus‘“Ciommu@1600000"2qcom,msm8996-smmu-v2qcom,smmu-v2§`‘p~œ”≊‹Œ�Ž��‘’“ÜÛÜ Mifacebus“—remoteproc@1c000002qcom,msm8996-slpi-pil§À@@ž†HHHH#wdogfatalreadyhandoverstop-ack Ü@ Mxoaggre2*I²JÃstoppKÙssc_cx Édisabledsmd-edge °Ldsps2ìYremoteproc@20800002qcom,msm8996-mss-pil§  ±qdsp6rmbLžÀLLLLL0wdogfatalreadyhandoverstop-ackshutdown-ackDÜÞß�åàá7Mifacebusmemxogpll0_msssnoc_aximnoc_axipnocqdss¶i ½mss_restartpKKÙcxmx²MÃstopúN0P@ Édisabledmba*Ompss*Psmd-edge ÁLmpss2 ìYstm@3002000 2arm,coresight-stmarm,primecell§ (±stm-basestm-stimulus-baseÜ Mapb_pclkatclkout-portsportendpointãQ“Stpiu@3020000!2arm,coresight-tpiuarm,primecell§Ü Mapb_pclkatclkin-portsportendpointãR“^funnel@3021000+2arm,coresight-dynamic-funnelarm,primecell§Ü Mapb_pclkatclkin-ports port@7§endpointãS“Qout-portsportendpointãT“Xfunnel@3022000+2arm,coresight-dynamic-funnelarm,primecell§ Ü Mapb_pclkatclkin-ports port@6§endpointãU“nout-portsportendpointãV“Yfunnel@3023000+2arm,coresight-dynamic-funnelarm,primecell§0Ü Mapb_pclkatclkout-portsportendpointãW“Zfunnel@3025000+2arm,coresight-dynamic-funnelarm,primecell§PÜ Mapb_pclkatclkin-ports port@0§endpointãX“Tport@1§endpointãY“Vport@2§endpointãZ“Wout-portsportendpointã[“_replicator@3026000/2arm,coresight-dynamic-replicatorarm,primecell§`Ü Mapb_pclkatclkin-portsportendpointã\“`out-ports port@0§endpointã]“aport@1§endpointã^“Retf@3027000 2arm,coresight-tmcarm,primecell§pÜ Mapb_pclkatclkin-portsportendpointã_“[out-portsportendpointã`“\etr@3028000 2arm,coresight-tmcarm,primecell§€Ü Mapb_pclkatclk in-portsportendpointãa“]debug@3810000&2arm,coresight-cpu-debugarm,primecell§�Ü Mapb_pclk#etm@3840000"2arm,coresight-etm4xarm,primecell§„Ü Mapb_pclkatclk#out-portsportendpointãb“ddebug@3910000&2arm,coresight-cpu-debugarm,primecell§‘Ü Mapb_pclk# etm@3940000"2arm,coresight-etm4xarm,primecell§”Ü Mapb_pclkatclk# out-portsportendpointãc“efunnel@39b0000+2arm,coresight-dynamic-funnelarm,primecell§›Ü Mapb_pclkatclkin-ports port@0§endpointãd“bport@1§endpointãe“cout-portsportendpointãf“ldebug@3a10000&2arm,coresight-cpu-debugarm,primecell§¡Ü Mapb_pclk# etm@3a40000"2arm,coresight-etm4xarm,primecell§¤Ü Mapb_pclkatclk# out-portsportendpointãg“idebug@3b10000&2arm,coresight-cpu-debugarm,primecell§±Ü Mapb_pclk# etm@3b40000"2arm,coresight-etm4xarm,primecell§´Ü Mapb_pclkatclk# out-portsportendpointãh“jfunnel@3bb0000+2arm,coresight-dynamic-funnelarm,primecell§»Ü Mapb_pclkatclkin-ports port@0§endpointãi“gport@1§endpointãj“hout-portsportendpointãk“mfunnel@3bc0000+2arm,coresight-dynamic-funnelarm,primecell§¼Ü Mapb_pclkatclkin-ports port@0§endpointãl“fport@1§endpointãm“kout-portsportendpointãn“Uclock-controller@64000002qcom,msm8996-apcc§@ Mxosys_apcs_aux Üc“usb@6af88002qcom,msm8996-dwc3qcom,dwc3§¯ˆ Ý[óhs_phy_irqss_phy_irq(ÜQ[Ò\]#Mcfg_noccoreifacesleepmock_utmiŒ][œ$ø' Âo%%pÐusb-ddrapps-usbp Édisabledusb@6a00000 2snps,dwc3§ Ì ƒ qusb2-phyusb3-phy  5phy@74100002qcom,msm8996-qmp-usb3-phy§AÄ ÝÜ^cÕMauxcfg_ahbref¶gh ½phycommon Édisabledphy@7410200§AA0A¨Ðc€usb3_phy_pipe_clk_srcÜ_Mpipe0“phy@74110002qcom,msm8996-qusb2-phy§A€ÐÜcÚ Mcfg_ahbref¶ �r Édisabled“qphy@74120002qcom,msm8996-qusb2-phy§A €ÐÜcÙ Mcfg_ahbref¶ �s Édisabled“�mmc@7464900%2qcom,msm8996-sdhciqcom,sdhci-msm-v4§FIF@±hccore�†hc_irqpwr_irqMifacecorexoÜed¶ ¯defaultsleep½tÇu M W Édisabledmmc@74a4900%2qcom,msm8996-sdhciqcom,sdhci-msm-v4§JIJ@±hccore}Ýhc_irqpwr_irqMifacecorexoÜhg¶ ¯defaultsleep½vÇw MÉokay e1& nx zydma-controller@75440002qcom,bam-v1.7.0§T@° îÜmMbam_clkH5@“|serial@7570000%2qcom,msm-uartdm-v1.4qcom,msm-uartdm§W lÜtm Mcoreiface¯defaultsleep½zÇ{a||ftxrx Édisabledspi@75750002qcom,spi-qup-v2.2.1§WP _Üom Mcoreiface¯defaultsleep½}Ç~a| | ftxrx  Édisabledi2c@75770002qcom,i2c-qup-v2.2.1§Wp aÜvm Mcoreiface¯defaultsleep½Ç€a||ftxrx  Édisableddma-controller@75840002qcom,bam-v1.7.0§X@° ïÜ�Mbam_clkH5@“…serial@75b0000%2qcom,msm-uartdm-v1.4qcom,msm-uartdm§[ r܈� McoreifaceÉokay¯defaultsleep½�Ç‚serial@75b1000%2qcom,msm-uartdm-v1.4qcom,msm-uartdm§[ sÜ‹� Mcoreiface Édisabledi2c@75b50002qcom,i2c-qup-v2.2.1§[P eÜ„� Mcoreiface¯defaultsleep½ƒÇ„a… … ftxrx  Édisabledi2c@75b60002qcom,i2c-qup-v2.2.1§[` f܇� Mcoreiface¯defaultsleep½†LJa……ftxrx  Édisabledi2c@75b70002qcom,i2c-qup-v2.2.1§[p gÜŠ� Mcoreifacep€¯defaultsleep½ˆlja……ftxrx  Édisabledi2c@75b90002qcom,i2c-qup-v2.2.1§[� iÜ�� Mcoreiface¯default½Ša……ftxrx  Édisabledi2c@75ba0002qcom,i2c-qup-v2.2.1§[  jÜ“� Mcoreiface¯defaultsleep½‹ÇŒa……ftxrx  Édisabledspi@75ba0002qcom,spi-qup-v2.2.1§[  jÜ’� Mcoreiface¯defaultsleep½�ÇŽa……ftxrx  Édisabledusb@76f88002qcom,msm8996-dwc3qcom,dwc3§oˆ Ý(ÜU`bac#Mcfg_noccoreifacesleepmock_utmiŒb`œ$ø“‡p ‡ Édisabledusb@7600000 2snps,dwc3§`Ì Š � usb2-phy ¤high-speed  5dma-controller@91840002qcom,bam-v1.7.0H§ @  ² ¤5@ ¿“�slim@91c00002qcom,slim-ngd-v1.5.0§ À±ctrl £ a����frxtxtx2rx2 ngd@1§ tas-ifd 2slim217,1a0§““codec@1½‘’¯default 2slim217,1a0§165 intr1intr2�¥ Ì1@ Ø“remoteproc@93000002qcom,msm8996-adsp-pil§ 0@ž¢””””#wdogfatalreadyhandoverstop-ackÜMxo*•²–ÃstoppKÙcx Édisabledsmd-edge œLlpass2ìY aprp 2qcom,apr-v2 åapr_audio_svc ÷ q6core§ 2qcom,q6coreq6afe 2qcom,q6afe§dais2qcom,q6afe-dais hdmi@1§q6asm 2qcom,q6asm§dais2qcom,q6asm-dais »—q6adm 2qcom,q6adm§routing2qcom,q6adm-routingmailbox@98200002qcom,msm8996-apcs-hmss-global§ ‚ “timer@9840000 Ý2arm,armv7-timer-mem§ „p$øframe@9850000 § … †frame@9870000   § ‡ Édisabledframe@9880000  !§ ˆ Édisabledframe@9890000  "§ ‰ Édisabledframe@98a0000  #§ Š Édisabledframe@98b0000  $§ ‹ Édisabledframe@98c0000  %§ Œ Édisabledsyscon@9a100002syscon§ ¡interrupt-controller@9bc00002qcom,msm8996-gic-v3arm,gic-v3¥�  3§ ¼ À  “soundthermal-zonescpu0-thermal Hú ^è l˜tripstrip-point0 |$ø ˆÐ¢passivecpu_crit |­° ˆÐ ¢criticalcpu1-thermal Hú ^è l˜tripstrip-point0 |$ø ˆÐ¢passivecpu_crit |­° ˆÐ ¢criticalcpu2-thermal Hú ^è l˜tripstrip-point0 |$ø ˆÐ¢passivecpu_crit |­° ˆÐ ¢criticalcpu3-thermal Hú ^è l˜ tripstrip-point0 |$ø ˆÐ¢passivecpu_crit |­° ˆÐ ¢criticalgpu-top-thermal Hú ^è l™tripstrip-point0 |_� ˆÐ¢passive“šcooling-mapsmap0 “š ˜›ÿÿÿÿÿÿÿÿgpu-bottom-thermal Hú ^è l™tripstrip-point0 |_� ˆÐ¢passive“œcooling-mapsmap0 “œ ˜›ÿÿÿÿÿÿÿÿm4m-thermal Hú ^è l˜tripstrip-point0 |_� ˆÐ¢hotl3-or-venus-thermal Hú ^è l˜tripstrip-point0 |_� ˆÐ¢hotcluster0-l2-thermal Hú ^è l˜tripstrip-point0 |_� ˆÐ¢hotcluster1-l2-thermal Hú ^è l˜ tripstrip-point0 |_� ˆÐ¢hotcamera-thermal Hú ^è l™tripstrip-point0 |_� ˆÐ¢hotq6-dsp-thermal Hú ^è l™tripstrip-point0 |_� ˆÐ¢hotmem-thermal Hú ^è l™tripstrip-point0 |_� ˆÐ¢hotmodemtx-thermal Hú ^è l™tripstrip-point0 |_� ˆÐ¢hotpm8994-thermal Hú ^è l�tripspm8994-alert0 |s ˆÐ¢passivepm8994-crit |èH ˆÐ ¢criticaltimer2arm,armv8-timer0   aliases §/soc/serial@75b0000v1p05-regulator2regulator-fixed ¯v1p05ý ½Í�å� Ïžv12-poe-regulator2regulator-fixed ¯v12_poeý ½Í·å·“Ÿv3p3-regulator2regulator-fixed¾v3p3ý ½Í2Z å2Z  ÏŸv5p0-regulator2regulator-fixed¾v5p0ý ½ÍLK@åLK@ ÏŸ“žvph-pwr-regulator2regulator-fixed¾vph_pwrý ½Í9ûÀå9ûÀ“ interrupt-parent#address-cells#size-cellsmodelcompatibleqcom,msm-idqcom,board-idstdout-path#clock-cellsclock-frequencyclock-output-namesphandledevice_typeregenable-methodcpu-idle-statescapacity-dmips-mhzclocksoperating-points-v2#cooling-cellsnext-level-cachecache-levelcpuentry-methodidle-state-namearm,psci-suspend-paramentry-latency-usexit-latency-usmin-residency-usnvmem-cellsopp-sharedopp-hzopp-supported-hwclock-latency-nsqcom,dload-moderangesno-mapsizealloc-rangesqcom,client-idqcom,vmidinterruptsqcom,rpm-msg-rammboxesqcom,glink-channelsclock-names#power-domain-cellsopp-levelvdd_s1-supplyvdd_s2-supplyvdd_s3-supplyvdd_s4-supplyvdd_s5-supplyvdd_s6-supplyvdd_s7-supplyvdd_s8-supplyvdd_s9-supplyvdd_s10-supplyvdd_s11-supplyvdd_s12-supplyvdd_l2_l26_l28-supplyvdd_l3_l11-supplyvdd_l4_l27_l31-supplyvdd_l5_l7-supplyvdd_l6_l12_l32-supplyvdd_l8_l16_l30-supplyvdd_l25-supplyvdd_lvs1_2-supplyregulator-nameregulator-min-microvoltregulator-max-microvoltregulator-always-onregulator-allow-set-loadmemory-regionhwlocksqcom,smemqcom,local-pidqcom,remote-pidqcom,entry-name#qcom,smem-state-cellsinterrupt-controller#interrupt-cellsresetsreset-namesstatus#phy-cellsbits#reset-cells#interconnect-cells#qcom,sensorsinterrupt-names#thermal-sensor-cells#dma-cellsqcom,eeqcom,controlled-remotelydmasdma-namespower-domains#hwlock-cellsassigned-clocksassigned-clock-ratesreg-namesiommusinterconnectsinterconnect-namesremote-endpointassigned-clock-parentsphysphy-names#sound-dai-cellsnvmem-cell-namesgpio-controllergpio-ranges#gpio-cellspinsfunctiondrive-strengthbias-disableoutput-highbias-pull-downbias-pull-upinput-enableoutput-lowqcom,channelmode-bootloadermode-recoverydebouncelinux,codeio-channelsio-channel-names#io-channel-cellsqcom,pre-scalinglabel#pwm-cellsqcom,cabcqcom,external-pfetbus-rangenum-lanesinterrupt-map-maskinterrupt-mappinctrl-namespinctrl-0pinctrl-1linux,pci-domainfreq-table-hzlanes-per-directionvcc-supplyvccq-supplyvccq2-supplyvcc-max-microampvccq-max-microampvccq2-max-microampvdda-phy-supplyvdda-pll-supply#global-interrupts#iommu-cellsinterrupts-extendedqcom,smem-statesqcom,smem-state-namespower-domain-namesqcom,smd-edgeqcom,halt-regsarm,scatter-gathersnps,dis_u2_susphy_quirksnps,dis_enblslpm_quirkbus-widthnon-removablecd-gpiosvmmc-supplyvqmmc-supplyqcom,select-utmi-as-pipe-clkmaximum-speednum-channelsqcom,num-eesreset-gpiosslim-ifc-devqcom,smd-channelsqcom,domain#mbox-cellsframe-number#redistributor-regionsredistributor-stridepolling-delay-passivepolling-delaythermal-sensorstemperaturehysteresistripcooling-deviceserial0reglator-nameregulator-boot-onvin-supply