Ð þíšþ8“(î’Ø ,Qualcomm SC8280XP CRD 2qcom,sc8280xp-crdqcom,sc8280xpclocksxo-board-clk 2fixed-clock=JIðZUsleep-clk 2fixed-clock=JüZ(cpu0-opp-table2operating-points-v2bZopp-300000000má£opp-403200000mXopp-499200000mÁ0opp-595200000m#zopp-691200000m)2àopp-806400000m0°opp-902400000m5Ɉopp-1017600000m<§Xopp-1113600000mB`0opp-1209600000mHopp-1324800000mNöØopp-1440000000mUÔ¨opp-1555200000m\²xopp-1670400000mc�Hopp-1785600000mjnopp-1881600000mp&ðopp-1996800000mwÀopp-2112000000m}â�opp-2227200000m„À`opp-2342400000m‹ž0opp-2438400000m‘Wcpu4-opp-table2operating-points-v2bZopp-825600000m15¨opp-940800000m8xopp-1056000000m>ñHopp-1171200000mEÏopp-1286400000mL¬èopp-1401600000mSЏopp-1516800000mZhˆopp-1632000000maFXopp-1747200000mh$(opp-1862400000moøopp-1977600000mußÈopp-2073600000m{˜ opp-2169600000m�Qxopp-2284800000mˆ/Hopp-2400000000m� opp-2496000000m”Åðopp-2592000000mš~Èopp-2688000000m 7 opp-2803200000m§popp-2899200000m¬ÎHopp-2995200000m²‡ cpus cpu@0tcpu 2qcom,kryo€„psci’Z¥¶Äpsci×èüZl2-cache2cache¥Zl3-cache2cacheZcpu@100tcpu 2qcom,kryo€„psci’Z¥¶Äpsci×èüZl2-cache2cache¥Zcpu@200tcpu 2qcom,kryo€„psci’Z¥ ¶ Äpsci×èüZl2-cache2cache¥Z cpu@300tcpu 2qcom,kryo€„psci’Z¥ ¶ Äpsci×èüZl2-cache2cache¥Z cpu@400tcpu 2qcom,kryo€„psci’¥ ¶Äpsci×èüZl2-cache2cache¥Z cpu@500tcpu 2qcom,kryo€„psci’¥¶Äpsci×èüZl2-cache2cache¥Zcpu@600tcpu 2qcom,kryo€„psci’¥¶Äpsci×èüZl2-cache2cache¥Zcpu@700tcpu 2qcom,kryo€„psci’¥¶Äpsci×èüZl2-cache2cache¥Zcpu-mapcluster0core0 core1 core2 core3 core4 core5 core6 core7 idle-statespscicpu-sleep-0-02arm,idle-statelittle-rail-power-collapse,@CcT�d^uZ cpu-sleep-1-02arm,idle-statebig-rail-power-collapse,@CñTµdˆuZ!domain-idle-statescluster-sleep-02domain-idle-statecluster-power-collapse,AÃDC ¿T¢d'Z"firmwarescm2qcom,scm-sc8280xpqcom,scminterconnect-aggre1-noc2qcom,sc8280xp-aggre1-noc†šZ2interconnect-aggre2-noc2qcom,sc8280xp-aggre2-noc†šinterconnect-clk-virt2qcom,sc8280xp-clk-virt†šZ/interconnect-config-noc2qcom,sc8280xp-config-noc†šZ1interconnect-dc-noc2qcom,sc8280xp-dc-noc†šinterconnect-gem-noc2qcom,sc8280xp-gem-noc†šZ0interconnect-lpass-ag-noc2qcom,sc8280xp-lpass-ag-noc†šinterconnect-mc-virt2qcom,sc8280xp-mc-virt†šZ3interconnect-mmss-noc2qcom,sc8280xp-mmss-noc†šinterconnect-nspa-noc2qcom,sc8280xp-nspa-noc†šZ[interconnect-nspb-noc2qcom,sc8280xp-nspb-noc†šZ_interconnect-system-noc2qcom,sc8280xp-system-noc†šmemory@80000000tmemory€€pmu2arm,armv8-pmuv3 ªpsci 2arm,psci-1.0‹smccpu0µ¶É Zcpu1µ¶É Zcpu2µ¶É Z cpu3µ¶É Z cpu4µ¶É!Zcpu5µ¶É!Zcpu6µ¶É!Zcpu7µ¶É!Zcpu-cluster0µÉ"Zqup-100mhz-opp-table2operating-points-v2Z.opp-75000000mxhÀÜ#opp-100000000mõáÜ$reserved-memory êreserved-region@80000000€€†ñcmd-db-region@80860000 2qcom,cmd-db€€†ñreserved-region@80880000€€ˆñsmem-region@80900000 2qcom,smem€€� ñø%reserved-region@80b00000€€°ñreserved-region@83b00000€ƒ°pñreserved-region@85b00000€…°Àñadsp-region@86c00000€†ÀñZHcdsp0-region@8a100000€ŠàñZYcdsp1-region@8c600000€Œ`àñZ]reserved-region@aeb00000€®°`ñsmp2p-adsp 2qcom,smp2p»­ & &%4master-kernelDmaster-kernelTZJslave-kernel Dslave-kernelk€ZGsmp2p-nsp0 2qcom,smp2p^° & &%4master-kernelDmaster-kernelTZZslave-kernel Dslave-kernelk€ZXsmp2p-nsp1 2qcom,smp2pih & &%4 master-kernelDmaster-kernelTZ^slave-kernel Dslave-kernelk€Z\soc@0 2simple-bus ê‘clock-controller@1000002qcom,gcc-sc8280xp€=œµˆ©'()*¶+Z,mailbox@4080002qcom,sc8280xp-ipccqcom,ipcc€@€ ªåk€°Z&geniqup@8c00002qcom,geni-se-qup€Œ ©,ò,ó ¼m-ahbs-ahb È-£ êÏokayserial@8840002qcom,geni-debug-uart€ˆ@@©,ß¼se ªGè.¶+0Ö//01.äqup-corequp-configÏokayi2c@8940002qcom,geni-i2c€‰@@¼se©,è ªK ¶+HÖ//01.23äqup-corequp-configqup-memoryÏokayJ€÷default4touchpad@15 2hid-over-i2c€  5¶6÷default7)keyboard@68 2hid-over-i2c€h  5h6÷default8)geniqup@9c00002qcom,geni-se-qup€œ`©,î,ï ¼m-ahbs-ahb È-c êÏokayi2c@9900002qcom,geni-i2c€™@¼se©,½ ª] ¶+HÖ//01,23äqup-corequp-configqup-memoryÏokayJ€÷default9touchscreen@10 2hid-over-i2c€  5¯6÷default:geniqup@ac00002qcom,geni-se-qup€¬`©,ð,ñ ¼m-ahbs-ahb È-ƒ êÏokayufs@1d84000-2qcom,sc8280xp-ufshcqcom,ufshcjedec,ufs-2.0€Ø@0 ª 7;¼ » Z?phy@1d870002qcom,sc8280xp-qmp-ufs-phy€ØpÈ ê ¼refref_aux©,ÿ,Z?aufsphyÏokayÎ@ÞAphy@1d87400P€ØtØvàØ|ÜØxØzàîZ;ufs@1da4000-2qcom,sc8280xp-ufshcqcom,ufshcjedec,ufs-2.0€Ú@0 ª}7Bv@²B¶EVF6|aŸ~ Ð¨!©ØÇ ÉÁÊYËÃÌÎÍÎCÏ�Ð�Ñ“ÒzÓ»ÔÁÕÂփ؆݆â¼åðè éyêtëŠìYí\î‰ïœðnñµò/÷øù—úüýýþûÿÆ‹rž€kZNthermal-sensor@c263000"2qcom,sc8280xp-tsensqcom,tsens-v2 € &0ÿ " ß NN6uplowcriticalíZ`thermal-sensor@c265000"2qcom,sc8280xp-tsensqcom,tsens-v2 € &Pÿ "0ß NN6uplowcriticalíZapower-controller@c300000%2qcom,sc8280xp-aoss-qmpqcom,aoss-qmp€ 0 & &=ZIspmi@c4400002qcom,spmi-pmic-arbP€ D ``p @ `˜corechnlsobsrvrintrcnfg 6periph_irq  N  k€pmic@02qcom,pmk8350qcom,spmi-pmic€ pon@13002qcom,pm8998-pon€pwrkey2qcom,pmk8350-pwrkeyªtÏokaypmic@12qcom,pm8350qcom,spmi-pmic€ gpio@8800 2qcom,pm8350-gpioqcom,spmi-gpio€ˆ#3Q ?k€ZQedp-bl-en-stateKgpio8PnormalZdedp-bl-reg-en-stateKgpio9PnormalZfmisc-3p3-reg-en-stateKgpio1PnormalZgpmic@22qcom,pm8350cqcom,spmi-pmic€ gpio@8800!2qcom,pm8350c-gpioqcom,spmi-gpio€ˆ#3R ?k€ZRedp-bl-pwm-stateKgpio8Pfunc1Zepwm2qcom,pm8350c-pwm YÏokayZbpmic@32qcom,pm8350qcom,spmi-pmic€ gpio@8800 2qcom,pm8350-gpioqcom,spmi-gpio€ˆ#3S ?k€ZSpmic@42qcom,pmr735aqcom,spmi-pmic€ gpio@8800!2qcom,pmr735a-gpioqcom,spmi-gpio€ˆ#3T?k€ZTpinctrl@f1000002qcom,sc8280xp-tlmm€0 ªÐ#?k€35æ(dJS}€šZ5kybd-default-stateZ8disableKgpio102Pgpioyint-nKgpio104Pgpio„resetKgpio105Pgpio„qup0-i2c4-default-stateKgpio171gpio172Pqup4„‘Z9qup2-i2c5-default-stateKgpio81gpio82Pqup21„‘Z4tpad-default-stateZ7int-nKgpio182Pgpio„ts0-default-stateZ:int-nKgpio175Pgpio„reset-nKgpio99Pgpio ‘iommu@15000000#2qcom,sc8280xp-smmu-500arm,mmu-500€¬¹ª@Aghijklmnopqrstuvµ¶·¸¹º»¼½¾¿À;<=>?@ABCDEFGHIJKLMNOPQRSTUVWXY‹Œ�Ž��‘’“”•–—˜™¢£œ¥Â§¨©±²³´µ¶·¸š›¤�¦ÃÄÅÆÇžÈÉÊË��Ž�Œ‹Š‰ˆ‡†…„ƒ‚�€~}|{zZ-interrupt-controller@17a00000 2arm,gic-v3k€ € ¦ ª Ìã êZgic-its@17a400002arm,gic-v3-its€¤øwatchdog@17c10000%2qcom,apss-wdt-sc8280xpqcom,kpss-wdt€Á©( ªtimer@17c200002arm,armv7-timer-mem€Â ê frame@17c21000ª€Â frame@17c23000 ª €Â0 Ïdisabledframe@17c25000 ª €ÂP Ïdisabledframe@17c27000 ª €Â` Ïdisabledframe@17c29000 ª €Â� Ïdisabledframe@17c2b000 ª €° Ïdisabledframe@17c2d000 ª€ÂÐ Ïdisabledrsc@182000002qcom,rpmh-rsc0€ !"˜drv-0drv-1drv-2$ª / ; ’apps_rscbcm-voter2qcom,bcm-voterZclock-controller2qcom,sc8280xp-rpmh-clk=¼xo©UZ'power-controller2qcom,sc8280xp-rpmhpdµèVZ+opp-table2operating-points-v2ZVopp1Kopp2K0opp3K@Z#opp4K€Z$opp5KÀopp6KZ<opp7K@opp8KPopp9K€opp10K pmc8280-1-rpmh-regulators2qcom,pm8350-rpmh-regulatorsUbbWsmps11 svreg_s11b‚hÀšhÀ²ZWldo3 svreg_l3b‚O€šO€²ÉÛZAldo4 svreg_l4b‚ ꀚ ꀲZLldo6 svreg_l6b‚ m€š m€²ÉZ@pmc8280c-rpmh-regulators2qcom,pm8350c-rpmh-regulatorsUcldo1 svreg_l1c‚w@šw@²ZEldo7 svreg_l7c‚&5@š&5@²ïZ=ldo13 svreg_l13c‚.àš.à²ZMpmc8280-2-rpmh-regulators2qcom,pm8350-rpmh-regulatorsUd Wldo3 svreg_l3d‚O€šO€²ïZ>ldo4 svreg_l4d‚O€šO€²ZKldo6 svreg_l6d‚ m€š m€²ldo7 svreg_l7d‚.àš.à²ZFldo9 svreg_l9d‚ ꀚ ꀲZDcpufreq@18591000-2qcom,sc8280xp-cpufreq-epssqcom,cpufreq-epss €YY ˜freq-domain0freq-domain1©', ¼xoalternate1Zremoteproc@1b3000002qcom,sc8280xp-nsp0-pas€0@ BXXXX#6wdogfatalreadyhandoverstop-ack©'¼xo¶+ ÄnspFY]ZnstopÖ[3Ïokay„qcom/sc8280xp/qccdsp8280.mbnglink-edge & &’nsp04fastrpc 2qcom,fastrpcDfastrpcglink-apps-dsp’cdsp compute-cb@12qcom,fastrpc-compute-cb€ È-1� compute-cb@22qcom,fastrpc-compute-cb€ È-1‚ compute-cb@32qcom,fastrpc-compute-cb€ È-1ƒ compute-cb@42qcom,fastrpc-compute-cb€ È-1„ compute-cb@52qcom,fastrpc-compute-cb€ È-1… compute-cb@62qcom,fastrpc-compute-cb€ È-1† compute-cb@72qcom,fastrpc-compute-cb€ È-1‡ compute-cb@82qcom,fastrpc-compute-cb€ È-1ˆ compute-cb@92qcom,fastrpc-compute-cb€  È-1‹ compute-cb@102qcom,fastrpc-compute-cb€  È-1‹ compute-cb@112qcom,fastrpc-compute-cb€  È-1Œ compute-cb@122qcom,fastrpc-compute-cb€  È-1� compute-cb@132qcom,fastrpc-compute-cb€  È-1Ž compute-cb@142qcom,fastrpc-compute-cb€ È-1� remoteproc@213000002qcom,sc8280xp-nsp1-pas€!0@ w\\\\#6wdogfatalreadyhandoverstop-ack©'¼xo¶+ ÄnspF]]^nstopÖ_3 Ïdisabledglink-edge & &’nsp14 thermal-zonescpu0-thermalXúnè|`tripscpu-critŒ­°˜è {criticalcpu1-thermalXúnè|`tripscpu-critŒ­°˜è {criticalcpu2-thermalXúnè|`tripscpu-critŒ­°˜è {criticalcpu3-thermalXúnè|`tripscpu-critŒ­°˜è {criticalcpu4-thermalXúnè|`tripscpu-critŒ­°˜è {criticalcpu5-thermalXúnè|`tripscpu-critŒ­°˜è {criticalcpu6-thermalXúnè|`tripscpu-critŒ­°˜è {criticalcpu7-thermalXúnè|`tripscpu-critŒ­°˜è {criticalcluster0-thermalXúnè|` tripscpu-critŒ­°˜è {criticalmem-thermalXúnè|atripstrip-point0Œ_�˜Ð{hottimer2arm,armv8-timer0ª ÿÿ ÿ ÿaliases$£/soc@0/geniqup@8c0000/serial@884000backlight2pwm-backlight «bB@ °Q½c÷defaultdechosenÊserial0:115200n8regulator-edp-bl2regulator-fixed sVREG_EDP_BL‚66î€ ÖQ Û÷defaultfÉZcregulator-misc-3p32regulator-fixedsVREG_MISC_3P3‚2Z š2Z  ÖQÛ÷defaultgÉÛZ6 interrupt-parent#address-cells#size-cellsmodelcompatible#clock-cellsclock-frequencyphandleopp-sharedopp-hzdevice_typeregenable-methodcapacity-dmips-mhznext-level-cachepower-domainspower-domain-namesqcom,freq-domainoperating-points-v2#cooling-cellscpuentry-methodidle-state-namearm,psci-suspend-paramentry-latency-usexit-latency-usmin-residency-uslocal-timer-stop#interconnect-cellsqcom,bcm-votersinterrupts#power-domain-cellsdomain-idle-statesrequired-oppsrangesno-maphwlocksqcom,smeminterrupts-extendedmboxesqcom,local-pidqcom,remote-pidqcom,entry-name#qcom,smem-state-cellsinterrupt-controller#interrupt-cellsdma-ranges#reset-cellsclocks#mbox-cellsclock-namesiommusstatusinterconnectsinterconnect-namespinctrl-namespinctrl-0hid-descr-addrvdd-supplywakeup-sourcephysphy-nameslanes-per-directionresetsreset-namesdma-coherentfreq-table-hzreset-gpiosvcc-supplyvcc-max-microampvccq-supplyvccq-max-microampvdda-phy-supplyvdda-pll-supply#phy-cells#hwlock-cellsvdda18-supplyvdda33-supplyclock-output-namesinterrupt-namesmemory-regionqcom,qmpqcom,smem-statesqcom,smem-state-namesfirmware-namelabelreg-namesassigned-clocksassigned-clock-ratesdr_modeqcom,pdc-ranges#qcom,sensors#thermal-sensor-cellsqcom,eeqcom,channellinux,codegpio-controllergpio-ranges#gpio-cellspinsfunction#pwm-cellsgpio-reserved-rangesoutput-lowbias-disabledrive-strengthoutput-high#iommu-cells#global-interrupts#redistributor-regionsredistributor-stridemsi-controller#msi-cellsframe-numberqcom,tcs-offsetqcom,drv-idqcom,tcs-configopp-levelqcom,pmic-idvdd-l3-l5-supplyregulator-nameregulator-min-microvoltregulator-max-microvoltregulator-initial-moderegulator-boot-onregulator-always-onregulator-allow-set-loadregulator-allowed-modesvdd-l1-l4-supply#freq-domain-cellsqcom,glink-channelspolling-delay-passivepolling-delaythermal-sensorstemperaturehysteresisserial0pwmsenable-gpiospower-supplystdout-pathgpioenable-active-high