Ð þí¡>8“L( ò“ 0,Qualcomm Technologies, Inc. QCS8550 AIM300 AIOTF2qcom,qcs8550-aim300-aiotqcom,qcs8550-aim300qcom,qcs8550qcom,sm8550chosen=serial0:115200n8clocksxo-board 2fixed-clockIV“àfÜsleep-clk 2fixed-clockIV}f*bi-tcxo-div2-clkI2fixed-factor-clocknu€f)bi-tcxo-ao-div2-clkI2fixed-factor-clocknu€f¯cpus cpu@0Šcpu2arm,cortex-a510–nšpsci¨¹ÇpsciÚëþdfl2-cache2cache'3¨fl3-cache2cache'3fcpu@100Šcpu2arm,cortex-a510–nšpsci¨¹ÇpsciÚëþdfl2-cache2cache'3¨fcpu@200Šcpu2arm,cortex-a510–nšpsci¨ ¹ ÇpsciÚëþdfl2-cache2cache'3¨f cpu@300Šcpu2arm,cortex-a715–nšpsci¨ ¹ ÇpsciÚëþfl2-cache2cache'3¨f cpu@400Šcpu2arm,cortex-a715–nšpsci¨ ¹ÇpsciÚëþfl2-cache2cache'3¨f cpu@500Šcpu2arm,cortex-a710–nšpsci¨¹ÇpsciÚëþfl2-cache2cache'3¨fcpu@600Šcpu2arm,cortex-a710–nšpsci¨¹ÇpsciÚëþfl2-cache2cache'3¨fcpu@700Šcpu2arm,cortex-x3–nšpsci¨¹ÇpsciÚëfþLfl2-cache2cache'3¨fcpu-mapcluster0core0Acore1Acore2Acore3Acore4Acore5Acore6Acore7Aidle-statesEpscicpu-sleep-0-02arm,idle-stateRsilver-rail-power-collapseb@y&Šîš,«f"cpu-sleep-1-02arm,idle-stateRgold-rail-power-collapseb@yXŠšÈ«f#cpu-sleep-2-02arm,idle-stateRgoldplus-rail-power-collapseb@yôŠFš8«f$domain-idle-statescluster-sleep-02domain-idle-statebADyîŠ .š#¸f%cluster-sleep-12domain-idle-statebAÃDy ðŠ0š'¦f&firmwarescm2qcom,scm-sm8550qcom,scm¼�Ìinterconnect-02qcom,sm8550-clk-virtÚî f2interconnect-12qcom,sm8550-mc-virtÚî fmemory@a0000000Šmemory– pmu-a5102arm,cortex-a510-pmu þpmu-a7102arm,cortex-a710-pmu þpmu-a7152arm,cortex-a715-pmu þpmu-x32arm,cortex-x3-pmu þpsci 2arm,psci-1.0¡smcpower-domain-cpu0 ¹!"fpower-domain-cpu1 ¹!"fpower-domain-cpu2 ¹!"f power-domain-cpu3 ¹!#f power-domain-cpu4 ¹!#fpower-domain-cpu5 ¹!#fpower-domain-cpu6 ¹!#fpower-domain-cpu7 ¹!$fpower-domain-cluster %&f!reserved-memory 0aop-cmd-db-region@81c60000 2qcom,cmd-db–�Æ7adsp-mhi-region@81f00000–�ð7mpss-region@8a800000–Š€€7f’q6-mpss-dtb-region@9b000000–›7f“ipa-fw-region@9b080000–›7ipa-gsi-region@9b090000–›  7gpu-micro-code-region@9b09a000–›   7fŠspss-region@9b100000–›7camera-region@9b300000–›0€7video-region@9bb00000–›°p7cvp-region@9c200000–œ p7cdsp-region@9c900000–œ�7fìq6-cdsp-dtb-region@9e900000–ž�7fíq6-adsp-dtb-region@9e980000–ž˜7fèadspslpi-region@9ea00000–ž 7fçaop-image-region@81c00000–�À7aop-config-region@81c800007–�Èsmem-region@81d00000 2qcom,smem–�Ð >'7spu-secure-shared-memory-region@9b280000–›(7mpss_dsm_region@d4d00000–ÔÐ07f”smp2p-adsp 2qcom,smp2pF»­P( d(kzmaster-kernelŠmaster-kernelšféslave-kernel Šslave-kernel±Æfåsmp2p-cdsp 2qcom,smp2pF^°P( d(kzmaster-kernelŠmaster-kernelšfîslave-kernel Šslave-kernel±Æfêsmp2p-modem 2qcom,smp2pF³¬P( d(kzmaster-kernelŠmaster-kernelšf•slave-kernel Šslave-kernel±Æf�ipa-ap-to-modemŠipašf�ipa-modem-to-apŠipa±ÆfŽsoc@0 2simple-bus0× clock-controller@1000002qcom,sm8550-gcc–BIâ <n)*+,,---.f0mailbox@4080002qcom,sm8550-ipccqcom,ipcc–@€ þ屯ïf(dma-controller@800000(2qcom,sm8550-gpi-dmaqcom,sm6350-gpi-dmaû–€�þLMNOPQRSTUVW > $/6+ 8disabledf5geniqup@8c00002qcom,geni-se-qup–Œ 0 ?m-ahbs-ahbn0�0‚ $/#+  8disabledi2c@8800002qcom,geni-i2c–ˆ@?sen0oKdefaultY1 þu HÌ2234cqup-corequp-configqup-memory v55{txrx 8disabledspi@8800002qcom,geni-spi–ˆ@?sen0o þuKdefaultY67HÌ2234cqup-corequp-configqup-memory v55{txrx  8disabledi2c@8840002qcom,geni-i2c–ˆ@@?sen0qKdefaultY8 þG HÌ2234cqup-corequp-configqup-memory v55{txrx 8disabledspi@8840002qcom,geni-spi–ˆ@@?sen0q þGKdefaultY9:HÌ2234cqup-corequp-configqup-memory v55{txrx  8disabledi2c@8880002qcom,geni-i2c–ˆ€@?sen0sKdefaultY; þH HÌ2234cqup-corequp-configqup-memory v55{txrx 8disabledspi@8880002qcom,geni-spi–ˆ€@?sen0s þHKdefaultY<=HÌ2234cqup-corequp-configqup-memory v55{txrx  8disabledi2c@88c0002qcom,geni-i2c–ˆÀ@?sen0uKdefaultY> þI HÌ2234cqup-corequp-configqup-memory v55{txrx 8disabledspi@88c0002qcom,geni-spi–ˆÀ@?sen0u þIKdefaultY?@HÌ2234cqup-corequp-configqup-memory v55{txrx  8disabledi2c@8900002qcom,geni-i2c–‰@?sen0wKdefaultYA þJ HÌ2234cqup-corequp-configqup-memory v55{txrx 8disabledspi@8900002qcom,geni-spi–‰@?sen0w þJKdefaultYBCHÌ2234cqup-corequp-configqup-memory v55{txrx  8disabledi2c@8940002qcom,geni-i2c–‰@@?sen0yKdefaultYD þK HÌ2234cqup-corequp-configqup-memory v55{txrx 8disabledspi@8940002qcom,geni-spi–‰@@?sen0y þKKdefaultYEFHÌ2234cqup-corequp-configqup-memory v55{txrx  8disabledserial@8980002qcom,geni-uart–‰€@?sen0{KdefaultYGH þÍ0Ì2234cqup-corequp-config 8disabledi2c@89c0002qcom,geni-i2c–‰À@?sen0}KdefaultYI þÎ HÌ2234cqup-corequp-configqup-memory v55{txrx 8disabledspi@89c0002qcom,geni-spi–‰À@?sen0} þÎKdefaultYJKHÌ2234cqup-corequp-configqup-memory v55{txrx  8disabledgeniqup@9c00002qcom,geni-se-i2c-master-hub–œ ?s-ahbn0Z 0 8disabledi2c@9800002qcom,geni-i2c-master-hub–˜@?secoren0F0EKdefaultYL þÐ 0Ì2234cqup-corequp-config 8disabledi2c@9840002qcom,geni-i2c-master-hub–˜@@?secoren0H0EKdefaultYM þÑ 0Ì2234cqup-corequp-config 8disabledi2c@9880002qcom,geni-i2c-master-hub–˜€@?secoren0J0EKdefaultYN þÒ 0Ì2234cqup-corequp-config8okaytypec-mux@42 2fcs,fsa4480–B…O�œportendpoint¯Pf typec-retimer@1c2onnn,nb7vpq904m–…Qœ¿ports port@0–endpoint¯Rf port@1–endpointίSfÊi2c@98c0002qcom,geni-i2c-master-hub–˜À@?secoren0L0EKdefaultYT þÓ 0Ì2234cqup-corequp-config 8disabledi2c@9900002qcom,geni-i2c-master-hub–™@?secoren0N0EKdefaultYU þÔ 0Ì2234cqup-corequp-config 8disabledi2c@9940002qcom,geni-i2c-master-hub–™@@?secoren0P0EKdefaultYV þÕ 0Ì2234cqup-corequp-config 8disabledi2c@9980002qcom,geni-i2c-master-hub–™€@?secoren0R0EKdefaultYW þÖ 0Ì2234cqup-corequp-config 8disabledi2c@99c0002qcom,geni-i2c-master-hub–™À@?secoren0T0EKdefaultYX þ× 0Ì2234cqup-corequp-config 8disabledi2c@9a00002qcom,geni-i2c-master-hub–š@?secoren0V0EKdefaultYY þØ 0Ì2234cqup-corequp-config 8disabledi2c@9a40002qcom,geni-i2c-master-hub–š@@?secoren0X0EKdefaultYZ þÙ 0Ì2234cqup-corequp-config 8disableddma-controller@a00000(2qcom,sm8550-gpi-dmaqcom,sm6350-gpi-dmaû– �þ%&'()*  $/¶+ 8disabledf]geniqup@ac00002qcom,geni-se-qup–¬ 0 ?m-ahbs-ahbn00€ $/£Ì22 cqup-core+ 8okayi2c@a800002qcom,geni-i2c–¨@?sen0]KdefaultY[ þa HÌ2234\cqup-corequp-configqup-memory v]]{txrx 8disabledspi@a800002qcom,geni-spi–¨@?sen0] þaKdefaultY^_HÌ2234\cqup-corequp-configqup-memory v]]{txrx  8disabledi2c@a840002qcom,geni-i2c–¨@@?sen0_KdefaultY` þb HÌ2234\cqup-corequp-configqup-memory v]]{txrx 8disabledspi@a840002qcom,geni-spi–¨@@?sen0_ þbKdefaultYabHÌ2234\cqup-corequp-configqup-memory v]]{txrx  8disabledi2c@a880002qcom,geni-i2c–¨€@?sen0aKdefaultYc þc HÌ2234\cqup-corequp-configqup-memory v]]{txrx 8disabledspi@a880002qcom,geni-spi–¨€@?sen0a þcKdefaultYdeHÌ2234\cqup-corequp-configqup-memory v]]{txrx  8disabledi2c@a8c0002qcom,geni-i2c–¨À@?sen0cKdefaultYf þd HÌ2234\cqup-corequp-configqup-memory v]]{txrx 8disabledspi@a8c0002qcom,geni-spi–¨À@?sen0c þdKdefaultYghHÌ2234\cqup-corequp-configqup-memory v]]{txrx  8disabledi2c@a900002qcom,geni-i2c–©@?sen0eKdefaultYi þe HÌ2234\cqup-corequp-configqup-memory v]]{txrx 8disabledspi@a900002qcom,geni-spi–©@?sen0e þeKdefaultYjkHÌ2234\cqup-corequp-configqup-memory v]]{txrx  8disabledi2c@a940002qcom,geni-i2c–©@@?sen0gKdefaultYl þfHÌ2234\cqup-corequp-configqup-memory v]]{txrx  8disabledspi@a940002qcom,geni-spi–©@@?sen0g þfKdefaultYmnHÌ2234\cqup-corequp-configqup-memory v]]{txrx  8disabledi2c@a980002qcom,geni-i2c–©€@?sen0iKdefaultYo þkHÌ2234\cqup-corequp-configqup-memory v]]{txrx  8disabledspi@a980002qcom,geni-spi–©€@?sen0i þkKdefaultYpqHÌ2234\cqup-corequp-configqup-memory v]]{txrx  8disabledserial@a9c0002qcom,geni-debug-uart–©À@?sen0kKdefaultYr þCcqup-corequp-config0Ì22348okayinterconnect@15000002qcom,sm8550-cnoc-main–P0€Úî ftinterconnect@16000002qcom,sm8550-config-noc–`bÚî f4interconnect@16800002qcom,sm8550-system-noc–hЀÚî interconnect@16c00002qcom,sm8550-pcie-anoc–l"Ún00 î fsinterconnect@16e00002qcom,sm8550-aggre1-noc–nDÚn00î f\interconnect@17000002qcom,sm8550-aggre2-noc–päÚn î finterconnect@17800002qcom,sm8550-mmss-noc–x¸Úî f±rng@10c30002qcom,sm8550-trngqcom,trng– 0pcie@1c00000Špci2qcom,pcie-sm8550P–À0`` ¨``Ùparfdbielbiatuconfig 80` `0`0Ðãÿ+íþ`þ�Ž��‘’“”(msi0msi1msi2msi3msi4msi5msi6msi7Æ +•–—˜8n0"0$0%0*0+00=?auxcfgbus_masterbus_slaveslave_q2addrss_sf_tbunoc_aggr0Ìs3tcpcie-memcpu-pcie 9uu A//K0Rpci¹0^+cpciephy8okay mv^ yv`YwKdefaultpcie@0Špci–ãÿ 0phy@1c06000 2qcom,sm8550-qmp-gen3x2-pcie-phy–À` (n0"0$0&0(?auxcfg_ahbrefrchngpipeK0Rphy„0&”õá¹0I©pcie0_pipe_clk¼8okayÇx×yf+pcie@1c08000Špci2qcom,pcie-sm8550P–À€0@@ ¨@@Ùparfdbielbiatuconfig 80@ @0@0Ðãÿ+íþ`þ34589:vw(msi0msi1msi2msi3msi4msi5msi6msi7Æ +²³¶·@n0,0.0/0607000 I?auxcfgbus_masterbus_slaveslave_q2addrss_sf_tbunoc_aggrcnoc_sf_axi„0,”$ø0Ìs3t cpcie-memcpu-pcie 9u€u� A/€/�K00 Rpcilink_down¹0^,cpciephy8okay mva yvcYzKdefaultpcie@0Špci–ãÿ 0phy@1c0e000 2qcom,sm8550-qmp-gen4x2-pcie-phy–Àà (n000.0204?auxcfg_ahbrefrchngpipeK0 0 Rphyphy_nocsr„02”õá¹0I©pcie1_pipe_clk¼8okayÇ{×yçxf,dma-controller@1dc4000 2qcom,bam-v1.7.4qcom,bam-v1.7.0–Ü@€ þûø$/€/�f|crypto@1dfa000)2qcom,sm8550-qceqcom,sm8150-qceqcom,qce–ß `v||{rxtx$/€/�Ìcmemoryphy@1d800002qcom,sm8550-qmp-ufs-phy–Ø n0�?refref_auxqref¹0K}RufsphyI¼8okayÇ~×yf-ufs@1d84000+2qcom,sm8550-ufshcqcom,ufshcjedec,ufs-2.0–Ø@0 þ ^-cufsphyâK0Rrst¹0- $/`+;€0Ì\34#cufs-ddrcpu-ufsn?core_clkbus_aggr_clkiface_clkcore_clk_uniproref_clktx_lane0_sync_clkrx_lane0_sync_clkrx_lane1_sync_clk@n0Š00‰0™0—0“0•O�8okay XvÒ…‚dÖ uƒ�O€“„f}opp-table2operating-points-v2f€opp-75000000@¢xhÀxhÀ-…opp-150000000@¢ðÑ€ðÑ€-†opp-300000000@¢á£á£-crypto@1d88000;2qcom,sm8550-inline-crypto-engineqcom,inline-crypto-engine–Ø€€n0�f�hwlock@1f400002qcom,tcsr-mutex–ô©f'clock-controller@1fc00002qcom,sm8550-tcsrsyscon–ünIâfgpu@3d00000!2qcom,adreno-43050a01qcom,adreno0–ÐÙàÖ#Ùkgsl_3d0_reg_memorycx_memcx_dbgc þ,$‡‡;ˆ·‰ 8disabledfózap-shaderÀŠopp-table2operating-points-v2fˆopp-680000000¢(‡úÎÀopp-615000000¢$¨'ÀÎ�opp-550000000¢ ÈU€΀opp-475000000¢OìÀÎPopp-401000000¢æÆ@Î@opp-348000000¢¾Î<opp-295000000¢•WÀÎ8opp-220000000¢ ïÎ4gmu@3d6a000&2qcom,adreno-gmu-740.1qcom,adreno-gmu0–Ö PÕ (Ùgmursccgmu_pdcþ01hfigmu8n‹‹‹0 0 ‹‹!?ahbgmucxoaximemnochubdemet¹‹‹Çcxgx $‡ØŒ;�f‰opp-table2operating-points-v2f�opp-500000000¢Íe΀opp-200000000¢ ëÂÎ@clock-controller@3d900002qcom,sm8550-gpucc–Ù n)00Iâ f‹iommu@3da0000@2qcom,sm8550-smmu-500qcom,adreno-smmuqcom,smmu-500arm,mmu-500–Úáî8þ¡¥¦§¨©ª«¬­®¯¦Ü>?@A“•˜™šœ�» n‹ 0 0!‹?hlosbusifaceahb¹‹+f‡ipa@3f400002qcom,sm8550-ipa$/ /¢0–ôõPà@ÀÙipa-regipa-sharedgsi8PŽ°ŽŽ(ipagsiipa-clock-queryipa-setup-readyn ?core0Ì34cmemoryconfigØŒ��*ipa-clock-enabled-validipa-clock-enabled 8disabledremoteproc@40800002qcom,sm8550-mpss-pas–@@LP�����0wdogfatalreadyhandoverstop-ackshutdown-ackn?xo¹‘‘ ÇcxmssÌ À’“”ØŒ•stop 8disabledglink-edgeP( d((mpsszcodec@6aa00002qcom,sm8550-lpass-wsa-macro–ª(n–D–f–g—?mclkmacrodcodecfsgenI ©wsa2-mclk.f˜soundwire@6ab00002qcom,soundwire-v2.0.0–« þ«n˜?iface(WSA2Y™Kdefault?N ^??�ÿÿÿ sÿÿ ÿ †ÿÿÿÿÿÿÿÿÿ ™ÿÿÿÿÿÿÿÿÿÿÿ «ÿÿÿÿÿÿÿÿÿÿÿ ¼ÿÿÿÿÿÿÿÿÿÿÿ Ó îÿÿÿÿÿÿÿÿÿÿÿÿÿ  ÿÿÿÿÿÿÿÿÿÿÿÿÿ . 8disabledcodec@6ac00002qcom,sm8550-lpass-rx-macro–¬(n–@–f–g—?mclkmacrodcodecfsgenI©mclk.fšsoundwire@6ad00002qcom,soundwire-v2.0.0–­ þ›nš?iface(RXY›Kdefault?N ^?�ÿÿÿÿÿÿ s ÿÿÿÿÿÿ † ÿÿÿÿÿÿ ™ÿÿÿÿÿÿÿÿÿÿ «ÿÿÿÿÿÿÿÿÿÿ ¼ÿÿÿÿÿÿÿÿ Óÿÿÿÿÿÿÿÿÿ îÿÿÿÿÿÿÿÿÿÿ  ÿÿÿÿÿÿ .8okaycodec@6ae00002qcom,sm8550-lpass-tx-macro–®(n–9–f–g—?mclkmacrodcodecfsgenI©mclk.fžcodec@6b000002qcom,sm8550-lpass-wsa-macro–°(n–B–f–g—?mclkmacrodcodecfsgenI©mclk.fœsoundwire@6b100002qcom,soundwire-v2.0.0–± þªnœ?iface(WSAY�Kdefault?N ^??�ÿÿÿ sÿÿ ÿ †ÿÿÿÿÿÿÿÿÿ ™ÿÿÿÿÿÿÿÿÿÿÿ «ÿÿÿÿÿÿÿÿÿÿÿ ¼ÿÿÿÿÿÿÿÿÿÿÿ Ó îÿÿÿÿÿÿÿÿÿÿÿÿÿ  ÿÿÿÿÿÿÿÿÿÿÿÿÿ . 8disabledsoundwire@6d300002qcom,soundwire-v2.0.0–Óþð corewakeupnž?iface(TXYŸKdefault?N#s†™ÿÿÿÿ«ÿÿÿÿ¼ÿÿÿÿÓÿÿÿÿîÿÿÿÿ  .8okaycodec@6d440002qcom,sm8550-lpass-va-macro–Ô@$n–9–f–g?mclkmacrodcodecI©fsgen.f—pinctrl@6e800002qcom,sm8550-lpass-lpi-pinctrl –è%<LX n–f–g ?coreaudiof tx-swr-active-statefŸclk-pinsdgpio0 iswr_tx_clkr�‹data-pinsdgpio1gpio2gpio14 iswr_tx_datar�˜rx-swr-active-statef›clk-pinsdgpio3 iswr_rx_clkr�‹data-pins dgpio4gpio5 iswr_rx_datar�˜dmic01-default-stateclk-pinsdgpio6 idmic1_clkr¦data-pinsdgpio7 idmic1_datar²dmic23-default-stateclk-pinsdgpio8 idmic2_clkr¦data-pinsdgpio9 idmic2_datar²wsa-swr-active-statef�clk-pinsdgpio10 iwsa_swr_clkr�‹data-pinsdgpio11 iwsa_swr_datar�˜wsa2-swr-active-statef™clk-pinsdgpio15 iwsa2_swr_clkr�‹data-pinsdgpio16iwsa2_swr_datar�˜interconnect@74000002qcom,sm8550-lpass-lpiaon-noc–@�€Úî interconnect@74300002qcom,sm8550-lpass-lpicx-noc–C¢Úî fæinterconnect@7e400002qcom,sm8550-lpass-ag-noc–äà€Úî mmc@8804000$2qcom,sm8550-sdhciqcom,sdhci-msm-v5–€@þÏßhc_irqpwr_irqn0ƒ0„?ifacecorexo $/@¿d,Ï€h¹‘;¡0Ì34csdhc-ddrcpu-sdhcß+é 8disabledopp-table2operating-points-v2f¡opp-19200000¢$ø-¢opp-50000000¢úð€-…opp-100000000¢õá-†opp-202000000¢ F€-£clock-controller@aaf00002qcom,sm8550-videocc– ¯ n)0§¹‘-…Iâ cci@ac15000!2qcom,sm8550-cciqcom,msm8996-cci– ÁP þª¹¤n¤¤¤?camnoc_axicpas_ahbcciY¥¦ù§¨Kdefaultsleep 8disabled i2c-bus@0–VB@ i2c-bus@1–VB@ cci@ac16000!2qcom,sm8550-cciqcom,msm8996-cci– Á` þ«¹¤n¤¤¤ ?camnoc_axicpas_ahbcciY©ùªKdefaultsleep 8disabled i2c-bus@0–VB@ cci@ac17000!2qcom,sm8550-cciqcom,msm8996-cci– Áp þ¬¹¤n¤¤¤ ?camnoc_axicpas_ahbcciY«¬ù­®Kdefaultsleep 8disabled i2c-bus@0–VB@ i2c-bus@1–VB@ clock-controller@ade00002qcom,sm8550-camcc– Þn0)¯*¹‘-…Iâ f¤display-subsystem@ae000002qcom,sm8550-mdss– àÙmdss þS±Æ n°00°=K°¹°0̱3 cmdp0-memmdp1-mem $/ 0 8disabledf²display-controller@ae010002qcom,sm8550-dpu – àð ë  Ùmdpvbif²þ0n00°°@°=°I!?busnrt_busifacelutcorevsync¹‘„°I”$ø;³ports port@0–endpoint¯´f½port@1–endpoint¯µfÇport@2–endpoint¯¶f¸opp-table2operating-points-v2f³opp-200000000¢ ëÂ-…opp-325000000¢_@-†opp-375000000¢Z À-£opp-514000000¢£€-displayport-controller@ae900002qcom,sm8550-dpqcom,sm8350-dpP– é é é é é²þ (n°° °°°;?core_ifacecore_auxctrl_linkctrl_link_ifacestream_pixel„°°..^.cdp.;·¹‘ 8disabledports port@0–endpoint¯¸f¶port@1–endpoint¯¹fÌopp-table2operating-points-v2f·opp-162000000¢ §ì€-ºopp-270000000¢߀-…opp-540000000¢ /¿-£opp-810000000¢0Gž€-dsi@ae94000(2qcom,sm8550-dsi-ctrlqcom,mdss-dsi-ctrl– é@ Ùdsi_ctrl²þ0n°°°B°8°0$?bytebyte_intfpixelcoreifacebus¹‘„°°C»»;¼^»cdsi 8okayyports port@0–endpoint¯½f´port@1–endpoint¯¾ÎfÅopp-table2operating-points-v2f¼opp-187500000¢ -à-…opp-300000000¢á£-†opp-358000000¢V¥€-£panel@02visionox,vtdr6130–Y¿ÀùÁÀKdefaultsleep Xv…&Â1Ã<Äportendpoint¯Åf¾phy@ae950002qcom,sm8550-dsi-phy-4nm0– éP éR€ éUÙdsi_phydsi_phy_lanedsi_plln° ?ifacerefI¼8okayIxf»dsi@ae96000(2qcom,sm8550-dsi-ctrlqcom,mdss-dsi-ctrl– é` Ùdsi_ctrl²þ0n°° °D°:°0$?bytebyte_intfpixelcoreifacebus¹‘„° °EÆÆ;¼^Æcdsi  8disabledports port@0–endpoint¯Çfµport@1–endpointphy@ae970002qcom,sm8550-dsi-phy-4nm0– ép ér€ éuÙdsi_phydsi_phy_lanedsi_plln° ?ifacerefI¼ 8disabledfÆclock-controller@af000002qcom,sm8550-dispcc– ð\n)¯0*»»ÆÆ..¹‘-…Iâ f°phy@88e30002qcom,sm8550-snps-eusb2-phy–Ž0T¼n?refK08okay^È1xUyfÎphy@88e80002qcom,sm8550-qmp-usb3-dp-phy–Ž€0 n0¢0¤0¥?auxrefcom_auxusb3_pipe¹0K00 RphycommonI¼œ8okayÇy×Éf.ports port@0–endpoint¯ÊfSport@1–endpoint¯ËfÐport@2–endpoint¯Ìf¹usb@a6f88002qcom,sm8550-dwc3qcom,dwc3– oˆ 00n0 0œ00¡0ž&?cfg_noccoreifacesleepmock_utmixo„0ž0œ”$ø ëÂDP‚ƒÍÍÍ<pwr_evenths_phy_irqdp_hs_phy_irqdm_hs_phy_irqss_phy_irq¹0-K00Ì\34$cusb-ddrapps-usb8okayusb@a600000 2snps,dwc3– `Í þ… $/@ ^Î.cusb2-phyusb3-phycw”­ÅÝõ  # 9 N+ ]ports port@0–endpoint¯Ïfport@1–endpoint¯ÐfËinterrupt-controller@b2200002qcom,sm8550-pdcqcom,pdc – "@ðd< mà^^a}?~Ì ŠûƱfÍthermal-sensor@c271000 2qcom,sm8550-tsensqcom,tsens-v2 – ' "  }þú€uplowcritical ‹fïthermal-sensor@c272000 2qcom,sm8550-tsensqcom,tsens-v2 – '  "0 }þû�uplowcritical ‹fðthermal-sensor@c273000 2qcom,sm8550-tsensqcom,tsens-v2 – '0 "@ }þü‚uplowcritical ‹fñpower-management@c300000#2qcom,sm8550-aoss-qmpqcom,aoss-qmp– 0(P( d(IfŒsram@c3f00002qcom,rpmh-stats– ?spmi@c4000002qcom,spmi-pmic-arbP– @0 P@ D L BÐ@Ùcorechnlsobsrvrintrcnfg periph_irq PÍø ¡ ® ±Æpmic@12qcom,pm8550qcom,spmi-pmic– temp-alarm@a002qcom,spmi-temp-alarm– þ  ‹fûgpio@8800 2qcom,pm8550-gpioqcom,spmi-gpio–ˆ<XÑ L±ÆfÑvolume-up-n-statedgpio6inormal º Dzfled-controller@ee00*2qcom,pm8550-flash-ledqcom,spmi-flash-led–î 8disabledpwm!2qcom,pm8550-pwmqcom,pm8350c-pwm Ô 8disabledpmic@72qcom,pm8550qcom,spmi-pmic– temp-alarm@a002qcom,spmi-temp-alarm– þ  ‹fügpio@8800!2qcom,pm8550b-gpioqcom,spmi-gpio–ˆ<XÒ L±ÆfÒphy@fd002qcom,pm8550b-eusb2-repeater–ý¼ ßQ ìÓfÈpmic@52qcom,pm8550qcom,spmi-pmic– temp-alarm@a002qcom,spmi-temp-alarm– þ  ‹fýgpio@8800"2qcom,pm8550ve-gpioqcom,spmi-gpio–ˆ<XÔL±ÆfÔpmic@22qcom,pm8550qcom,spmi-pmic– temp-alarm@a002qcom,spmi-temp-alarm– þ  ‹fþgpio@8800"2qcom,pm8550vs-gpioqcom,spmi-gpio–ˆ<XÕL±ÆfÕpmic@32qcom,pm8550qcom,spmi-pmic– temp-alarm@a002qcom,spmi-temp-alarm– þ  ‹fÿgpio@8800"2qcom,pm8550vs-gpioqcom,spmi-gpio–ˆ<XÖL±ÆfÖpmic@42qcom,pm8550qcom,spmi-pmic– temp-alarm@a002qcom,spmi-temp-alarm– þ  ‹fgpio@8800"2qcom,pm8550vs-gpioqcom,spmi-gpio–ˆ<X×L±Æf×pmic@62qcom,pm8550qcom,spmi-pmic– temp-alarm@a002qcom,spmi-temp-alarm– þ  ‹fgpio@8800"2qcom,pm8550vs-gpioqcom,spmi-gpio–ˆ<XØL±ÆfØpmic@02qcom,pm8550qcom,spmi-pmic– pon@13002qcom,pmk8350-pon– Ùhlospbspwrkey2qcom,pmk8350-pwrkeyþ øt8okayresin2qcom,pmk8350-resinþ8okay ørrtc@61002qcom,pmk8350-rtc–ab Ùrtcalarmþbnvram@71002qcom,spmi-sdam–q  0qreboot-reason@48–H fgpio@8800!2qcom,pmk8550-gpioqcom,spmi-gpio–¸<XÙL±ÆfÙpmic@c2qcom,pm8010qcom,spmi-pmic–  temp-alarm@24002qcom,spmi-temp-alarm–$þ $ ‹fpmic@d2qcom,pm8010qcom,spmi-pmic–  temp-alarm@24002qcom,spmi-temp-alarm–$þ $ ‹fpmic@a2qcom,pmr735dqcom,spmi-pmic–  temp-alarm@a002qcom,spmi-temp-alarm– þ  ‹fgpio@8800!2qcom,pmr735d-gpioqcom,spmi-gpio–ˆ<XÚL±ÆfÚpmic@b2qcom,pmr735dqcom,spmi-pmic–  temp-alarm@a002qcom,spmi-temp-alarm– þ  ‹fgpio@8800!2qcom,pmr735d-gpioqcom,spmi-gpio–ˆ<XÛL±ÆfÛpinctrl@f1000002qcom,sm8550-tlmm–0 þÐ<L±ÆXvÓ Í  fvcci0-0-default-statef¥sda-pinsdgpio110 icci_i2c_sdar ǘscl-pinsdgpio111 icci_i2c_sclr ǘcci0-0-sleep-statef§sda-pinsdgpio110 icci_i2c_sdar +scl-pinsdgpio111 icci_i2c_sclr +cci0-1-default-statef¦sda-pinsdgpio112 icci_i2c_sdar ǘscl-pinsdgpio113 icci_i2c_sclr ǘcci0-1-sleep-statef¨sda-pinsdgpio112 icci_i2c_sdar +scl-pinsdgpio113 icci_i2c_sclr +cci1-0-default-statef©sda-pinsdgpio114 icci_i2c_sdar ǘscl-pinsdgpio115 icci_i2c_sclr ǘcci1-0-sleep-statefªsda-pinsdgpio114 icci_i2c_sdar +scl-pinsdgpio115 icci_i2c_sclr +cci2-0-default-statef«sda-pinsdgpio74 icci_i2c_sdar ǘscl-pinsdgpio75 icci_i2c_sclr ǘcci2-0-sleep-statef­sda-pinsdgpio74 icci_i2c_sdar +scl-pinsdgpio75 icci_i2c_sclr +cci2-1-default-statef¬sda-pinsdgpio0 icci_i2c_sdar ǘscl-pinsdgpio1 icci_i2c_sclr ǘcci2-1-sleep-statef®sda-pinsdgpio0 icci_i2c_sdar +scl-pinsdgpio1 icci_i2c_sclr +hub-i2c0-data-clk-statedgpio16gpio17 ii2chub0_se0r ÇfLhub-i2c1-data-clk-statedgpio18gpio19 ii2chub0_se1r ÇfMhub-i2c2-data-clk-statedgpio20gpio21 ii2chub0_se2r ÇfNhub-i2c3-data-clk-statedgpio22gpio23 ii2chub0_se3r ÇfThub-i2c4-data-clk-state dgpio4gpio5 ii2chub0_se4r ÇfUhub-i2c5-data-clk-state dgpio6gpio7 ii2chub0_se5r ÇfVhub-i2c6-data-clk-state dgpio8gpio9 ii2chub0_se6r ÇfWhub-i2c7-data-clk-statedgpio10gpio11 ii2chub0_se7r ÇfXhub-i2c8-data-clk-statedgpio206gpio207 ii2chub0_se8r ÇfYhub-i2c9-data-clk-statedgpio84gpio85 ii2chub0_se9r ÇfZpcie0-default-statefwperst-pinsdgpio94igpior +clkreq-pinsdgpio95ipcie0_clk_req_nr Çwake-pinsdgpio96igpior Çpcie1-default-statefzperst-pinsdgpio97igpior +clkreq-pinsdgpio98ipcie1_clk_req_nr Çwake-pinsdgpio99igpior Çqup-i2c0-data-clk-statedgpio28gpio29 iqup1_se0r ǘf[qup-i2c1-data-clk-statedgpio32gpio33 iqup1_se1r ǘf`qup-i2c2-data-clk-statedgpio36gpio37 iqup1_se2r ǘfcqup-i2c3-data-clk-statedgpio40gpio41 iqup1_se3r ǘffqup-i2c4-data-clk-statedgpio44gpio45 iqup1_se4r ǘfiqup-i2c5-data-clk-statedgpio52gpio53 iqup1_se5r ǘflqup-i2c6-data-clk-statedgpio48gpio49 iqup1_se6r ǘfoqup-i2c8-data-clk-statef1scl-pinsdgpio57iqup2_se0_l1_mirar ǘsda-pinsdgpio56iqup2_se0_l0_mirar ǘqup-i2c9-data-clk-statedgpio60gpio61 iqup2_se1r ǘf8qup-i2c10-data-clk-statedgpio64gpio65 iqup2_se2r ǘf;qup-i2c11-data-clk-statedgpio68gpio69 iqup2_se3r ǘf>qup-i2c12-data-clk-state dgpio2gpio3 iqup2_se4r ǘfAqup-i2c13-data-clk-statedgpio80gpio81 iqup2_se5r ǘfDqup-i2c15-data-clk-statedgpio72gpio106 iqup2_se7r ǘfIqup-spi0-cs-statedgpio31 iqup1_se0r‹f_qup-spi0-data-clk-statedgpio28gpio29gpio30 iqup1_se0r‹f^qup-spi1-cs-statedgpio35 iqup1_se1r‹fbqup-spi1-data-clk-statedgpio32gpio33gpio34 iqup1_se1r‹faqup-spi2-cs-statedgpio39 iqup1_se2r‹fequp-spi2-data-clk-statedgpio36gpio37gpio38 iqup1_se2r‹fdqup-spi3-cs-statedgpio43 iqup1_se3r‹fhqup-spi3-data-clk-statedgpio40gpio41gpio42 iqup1_se3r‹fgqup-spi4-cs-statedgpio47 iqup1_se4r‹fkqup-spi4-data-clk-statedgpio44gpio45gpio46 iqup1_se4r‹fjqup-spi5-cs-statedgpio55 iqup1_se5r‹fnqup-spi5-data-clk-statedgpio52gpio53gpio54 iqup1_se5r‹fmqup-spi6-cs-statedgpio51 iqup1_se6r‹fqqup-spi6-data-clk-statedgpio48gpio49gpio50 iqup1_se6r‹fpqup-spi8-cs-statedgpio59iqup2_se0_l3_mirar‹f7qup-spi8-data-clk-statedgpio56gpio57gpio58iqup2_se0_l2_mirar‹f6qup-spi9-cs-statedgpio63 iqup2_se1r‹f:qup-spi9-data-clk-statedgpio60gpio61gpio62 iqup2_se1r‹f9qup-spi10-cs-statedgpio67 iqup2_se2r‹f=qup-spi10-data-clk-statedgpio64gpio65gpio66 iqup2_se2r‹f<qup-spi11-cs-statedgpio71 iqup2_se3r‹f@qup-spi11-data-clk-statedgpio68gpio69gpio70 iqup2_se3r‹f?qup-spi12-cs-statedgpio119 iqup2_se4r‹fCqup-spi12-data-clk-statedgpio2gpio3gpio118 iqup2_se4r‹fBqup-spi13-cs-statedgpio83 iqup2_se5r‹fFqup-spi13-data-clk-statedgpio80gpio81gpio82 iqup2_se5r‹fEqup-spi15-cs-statedgpio75 iqup2_se7r‹fKqup-spi15-data-clk-statedgpio72gpio106gpio74 iqup2_se7r‹fJqup-uart7-default-statedgpio26gpio27 iqup1_se7r‹frqup-uart14-default-statedgpio78gpio79 iqup2_se6r ÇfGqup-uart14-cts-rts-statedgpio76gpio77 iqup2_se6r +fHsdc2-sleep-stateclk-pins dsdc2_clk‹rcmd-pins dsdc2_cmd Çrdata-pins dsdc2_data Çrsdc2-default-stateclk-pins dsdc2_clk‹rcmd-pins dsdc2_cmd Çr data-pins dsdc2_data Çr dsi-active-statedgpio133igpior‹f¿dsi-suspend-statedgpio133igpior +fÁte-default-statedgpio86 imdp_vsyncr +fÀiommu@15000000/2qcom,sm8550-smmu-500qcom,smmu-500arm,mmu-500–áîŒþAabcdefghijklmnopqrstuvµ¶·¸¹º»¼½¾¿À;<=>?@ABCDEFGHIJKLMNOPQRSTUVWXY‹Œ�Ž��‘’“”•–—˜™¢£œ¥Â§¨©±²³´µ¶·¸+f/interrupt-controller@17100000 2arm,gic-v3 – 0Ʊ : Q þ  fmsi-controller@171400002arm,gic-v3-its– f ufutimer@174200002arm,armv7-timer-mem–B0  frame@17421000–BB  €þframe@17423000–B0 € þ  8disabledframe@17425000–BP € þ  8disabledframe@17427000–Bp € þ  8disabledframe@17429000–B� € þ  8disabledframe@1742b000–B° € þ  8disabledframe@1742d000–BÐ € þ 8disabledrsc@17a00000 (apps_rsc2qcom,rpmh-rsc@– ¡¢£Ùdrv-0drv-1drv-2drv-3$þ �  � ©¹!bcm-voter2qcom,bcm-voterf clock-controller2qcom,sm8550-rpmh-clkI?xonÜfpower-controller2qcom,sm8550-rpmhpd ;Ýf‘opp-table2operating-points-v2fÝopp-16Îopp-48Î0f¢opp-52Î4opp-56Î8fºopp-60Î<opp-64Î@f…opp-80ÎPopp-128΀f†opp-144Î�opp-192ÎÀf£opp-256Îfopp-320Î@opp-336ÎPopp-384΀opp-416Πregulators-02qcom,pm8550-rpmh-regulators ¹b ÆÞ ÛO ñß ÿO O "O 3ß BÞ QÞ `à oá ábob1 �vreg_bob1 ž2K ¶