Ð þíË78¹L(ë¹ ',Qualcomm Technologies, Inc. SM8550 HDK2qcom,sm8550-hdkqcom,sm8550 =embeddedchosenJserial0:115200n8clocksxo-board 2fixed-clockVc“àsésleep-clk 2fixed-clockVc}s*bi-tcxo-div2-clkV2fixed-factor-clock{‚�s)bi-tcxo-ao-div2-clkV2fixed-factor-clock{‚�sÅcpus cpu@0—cpu2arm,cortex-a510£{§psciµÆÔpsciçø d%sl2-cache2cache4@µsl3-cache2cache4@scpu@100—cpu2arm,cortex-a510£{§psciµÆÔpsciçø d%sl2-cache2cache4@µscpu@200—cpu2arm,cortex-a510£{§psciµ Æ Ôpsciçø d%sl2-cache2cache4@µs cpu@300—cpu2arm,cortex-a715£{§psciµ Æ Ôpsciçø %sl2-cache2cache4@µs cpu@400—cpu2arm,cortex-a715£{§psciµ ÆÔpsciçø %sl2-cache2cache4@µs cpu@500—cpu2arm,cortex-a710£{§psciµÆÔpsciçø %sl2-cache2cache4@µscpu@600—cpu2arm,cortex-a710£{§psciµÆÔpsciçø %sl2-cache2cache4@µscpu@700—cpu2arm,cortex-x3£{§psciµÆÔpsciçøf L%sl2-cache2cache4@µscpu-mapcluster0core0Ncore1Ncore2Ncore3Ncore4Ncore5Ncore6Ncore7Nidle-statesRpscicpu-sleep-0-02arm,idle-state_silver-rail-power-collapseo@†&—î§,¸s"cpu-sleep-1-02arm,idle-state_gold-rail-power-collapseo@†X—§È¸s#cpu-sleep-2-02arm,idle-state_goldplus-rail-power-collapseo@†ô—F§8¸s$domain-idle-statescluster-sleep-02domain-idle-stateoAD†î— .§#¸s%cluster-sleep-12domain-idle-stateoAÃD† ð—0§'¦s&firmwarescm2qcom,scm-sm8550qcom,scmÉ�Ùinterconnect-02qcom,sm8550-clk-virtçû s2interconnect-12qcom,sm8550-mc-virtçû smemory@a0000000—memory£ pmu-a5102arm,cortex-a510-pmu  pmu-a7102arm,cortex-a710-pmu  pmu-a7152arm,cortex-a715-pmu  pmu-x32arm,cortex-x3-pmu  psci 2arm,psci-1.0®smcpower-domain-cpu0Æ!*"spower-domain-cpu1Æ!*"spower-domain-cpu2Æ!*"s power-domain-cpu3Æ!*#s power-domain-cpu4Æ!*#spower-domain-cpu5Æ!*#spower-domain-cpu6Æ!*#spower-domain-cpu7Æ!*$spower-domain-cluster*%&s!reserved-memory =hyp-region@80000000£€ Dcpusys-vm-region@80a00000£€ @Dhyp-tags-region@80e00000£€à=Dxbl-sc-region@d8100000£ØDhyp-tags-reserved-region@811d0000£�Dxbl-dt-log-merged-region@81a00000£� &Daop-cmd-db-region@81c60000 2qcom,cmd-db£�ÆDaop-config-merged-region@81c80000£�È@Dsmem@81d00000 2qcom,smem£�Ð K'Dadsp-mhi-region@81f00000£�ðDglobal-sync-region@82600000£‚`Dtz-stat-region@82700000£‚pDcdsp-secure-heap-region@82800000£‚€`Dmpss-region@8a800000£Š€€DsŸq6-mpss-dtb-region@9b000000£›Ds ipa-fw-region@9b080000£›Dsœipa-gsi-region@9b090000£›  Dgpu-micro-code-region@9b09a000£›   Ds–spss-region@9b100000£›Dspu-tz-shared-region@9b280000£›(Dspu-modem-shared-region@9b2e0000£›.Dcamera-region@9b300000£›0€Dvideo-region@9bb00000£›°pDcvp-region@9c200000£œ pDcdsp-region@9c900000£œ�Dsùq6-cdsp-dtb-region@9e900000£ž�Dsúq6-adsp-dtb-region@9e980000£ž˜Dsõadspslpi-region@9ea00000£ž Dsôrmtfs-region@d4a800002qcom,rmtfs-mem£Ô¨(DSbmpss-dsm-region@d4d00000£ÔÐ0Ds¡tz-reserved-region@d8000000£ØDcpucp-fw-region@d8140000£ØDqtee-region@d8300000£Ø0PDta-region@d8800000£Ø€ Dtz-tags-region@e1200000£á tDhwfence-shbuf-region@e6440000£æD'�Dtrust-ui-vm-region@f3600000£ó`®àDtrust-ui-vm-dump-region@f80ee000£øàDtrust-ui-vm-qrt-region@f80ef000£øð�Dtrust-ui-vm-vblk0-ring-region@f80f8000£ø€@Dtrust-ui-vm-vblk1-ring-region@f80fc000£øÀ@Dtrust-ui-vm-swiotlb-region@f8100000£øDoem-vm-region@f8400000£ø@€Doem-vm-vblk0-ring-region@fcc00000£üÀ@Doem-vm-swiotlb-region@fcc04000£üÀ@Dhyp-ext-tags-region@fce00000£üà�Dhyp-ext-reserved-region@ff700000£ÿpDsmp2p-adsp 2qcom,smp2pl»­v( Š(‘ master-kernel°master-kernelÀsöslave-kernel °slave-kernel×ìsòsmp2p-cdsp 2qcom,smp2pl^°v( Š(‘ master-kernel°master-kernelÀsûslave-kernel °slave-kernel×ìs÷smp2p-modem 2qcom,smp2pl³¬v( Š(‘ master-kernel°master-kernelÀs¢slave-kernel °slave-kernel×ìs�ipa-ap-to-modem°ipaÀs›ipa-modem-to-ap°ipa×ìsšsoc@0 2simple-bus=ý clock-controller@1000002qcom,sm8550-gcc£BV<{)*+,,---.s0mailbox@4080002qcom,sm8550-ipccqcom,ipcc£@€  å×ìs(dma-controller@800000(2qcom,sm8550-gpi-dmaqcom,sm6350-gpi-dma!£€� LMNOPQRSTUVW, 9> J/6Q ^disableds5geniqup@8c00002qcom,geni-se-qup£Œ = em-ahbs-ahb{0�0‚ J/#Q ^okayi2c@8800002qcom,geni-i2c£ˆ@ese{0oqdefault1  u HÙ2234‰qup-corequp-configqup-memory œ55¡txrx ^disabledspi@8800002qcom,geni-spi£ˆ@ese{0o  uqdefault67HÙ2234‰qup-corequp-configqup-memory œ55¡txrx  ^disabledi2c@8840002qcom,geni-i2c£ˆ@@ese{0qqdefault8  G HÙ2234‰qup-corequp-configqup-memory œ55¡txrx ^disabledspi@8840002qcom,geni-spi£ˆ@@ese{0q  Gqdefault9:HÙ2234‰qup-corequp-configqup-memory œ55¡txrx  ^disabledi2c@8880002qcom,geni-i2c£ˆ€@ese{0sqdefault;  H HÙ2234‰qup-corequp-configqup-memory œ55¡txrx ^disabledspi@8880002qcom,geni-spi£ˆ€@ese{0s  Hqdefault<=HÙ2234‰qup-corequp-configqup-memory œ55¡txrx  ^disabledi2c@88c0002qcom,geni-i2c£ˆÀ@ese{0uqdefault>  I HÙ2234‰qup-corequp-configqup-memory œ55¡txrx ^disabledspi@88c0002qcom,geni-spi£ˆÀ@ese{0u  Iqdefault?@HÙ2234‰qup-corequp-configqup-memory œ55¡txrx  ^disabledi2c@8900002qcom,geni-i2c£‰@ese{0wqdefaultA  J HÙ2234‰qup-corequp-configqup-memory œ55¡txrx ^disabledspi@8900002qcom,geni-spi£‰@ese{0w  JqdefaultBCHÙ2234‰qup-corequp-configqup-memory œ55¡txrx  ^disabledi2c@8940002qcom,geni-i2c£‰@@ese{0yqdefaultD  K HÙ2234‰qup-corequp-configqup-memory œ55¡txrx ^disabledspi@8940002qcom,geni-spi£‰@@ese{0y  KqdefaultEFHÙ2234‰qup-corequp-configqup-memory œ55¡txrx  ^disabledserial@8980002qcom,geni-uart£‰€@ese{0{qdefaultGH  Í0Ù2234‰qup-corequp-config^okaybluetooth2qcom,wcn7850-bt«I¼JÊKÙLèMùN O0Ôi2c@89c0002qcom,geni-i2c£‰À@ese{0}qdefaultP  Î HÙ2234‰qup-corequp-configqup-memory œ55¡txrx ^disabledspi@89c0002qcom,geni-spi£‰À@ese{0}  ÎqdefaultQRHÙ2234‰qup-corequp-configqup-memory œ55¡txrx  ^disabledgeniqup@9c00002qcom,geni-se-i2c-master-hub£œ es-ahb{0Z =^okayi2c@9800002qcom,geni-i2c-master-hub£˜@esecore{0F0EqdefaultS  Ð 0Ù2234‰qup-corequp-config ^disabledi2c@9840002qcom,geni-i2c-master-hub£˜@@esecore{0H0EqdefaultT  Ñ 0Ù2234‰qup-corequp-config ^disabledi2c@9880002qcom,geni-i2c-master-hub£˜€@esecore{0J0EqdefaultU  Ò 0Ù2234‰qup-corequp-config^okaytypec-mux@42 2fcs,fsa4480£B%V0<portendpointOWsi2c@98c0002qcom,geni-i2c-master-hub£˜À@esecore{0L0EqdefaultX  Ó 0Ù2234‰qup-corequp-config ^disabledi2c@9900002qcom,geni-i2c-master-hub£™@esecore{0N0EqdefaultY  Ô 0Ù2234‰qup-corequp-config ^disabledi2c@9940002qcom,geni-i2c-master-hub£™@@esecore{0P0EqdefaultZ  Õ 0Ù2234‰qup-corequp-config ^disabledi2c@9980002qcom,geni-i2c-master-hub£™€@esecore{0R0Eqdefault[  Ö 0Ù2234‰qup-corequp-config ^disabledi2c@99c0002qcom,geni-i2c-master-hub£™À@esecore{0T0Eqdefault\  × 0Ù2234‰qup-corequp-config ^disabledi2c@9a00002qcom,geni-i2c-master-hub£š@esecore{0V0Eqdefault]  Ø 0Ù2234‰qup-corequp-config ^disabledi2c@9a40002qcom,geni-i2c-master-hub£š@@esecore{0X0Eqdefault^  Ù 0Ù2234‰qup-corequp-config ^disableddma-controller@a00000(2qcom,sm8550-gpi-dmaqcom,sm6350-gpi-dma!£ � %&'()*, 9 J/¶Q^okaysageniqup@ac00002qcom,geni-se-qup£¬ = em-ahbs-ahb{00€ J/£Ù22 ‰qup-coreQ ^okayi2c@a800002qcom,geni-i2c£¨@ese{0]qdefault_  a HÙ2234`‰qup-corequp-configqup-memory œaa¡txrx^okayc€hdmi-bridge@2b2lontium,lt9611uxc£+ vb _bkc%defqdefaultports port@0£endpointOgsÔport@2£endpointOhsspi@a800002qcom,geni-spi£¨@ese{0]  aqdefaultijHÙ2234`‰qup-corequp-configqup-memory œaa¡txrx  ^disabledi2c@a840002qcom,geni-i2c£¨@@ese{0_qdefaultk  b HÙ2234`‰qup-corequp-configqup-memory œaa¡txrx ^disabledspi@a840002qcom,geni-spi£¨@@ese{0_  bqdefaultlmHÙ2234`‰qup-corequp-configqup-memory œaa¡txrx  ^disabledi2c@a880002qcom,geni-i2c£¨€@ese{0aqdefaultn  c HÙ2234`‰qup-corequp-configqup-memory œaa¡txrx ^disabledspi@a880002qcom,geni-spi£¨€@ese{0a  cqdefaultopHÙ2234`‰qup-corequp-configqup-memory œaa¡txrx  ^disabledi2c@a8c0002qcom,geni-i2c£¨À@ese{0cqdefaultq  d HÙ2234`‰qup-corequp-configqup-memory œaa¡txrx ^disabledspi@a8c0002qcom,geni-spi£¨À@ese{0c  dqdefaultrsHÙ2234`‰qup-corequp-configqup-memory œaa¡txrx  ^disabledi2c@a900002qcom,geni-i2c£©@ese{0eqdefaultt  e HÙ2234`‰qup-corequp-configqup-memory œaa¡txrx ^disabledspi@a900002qcom,geni-spi£©@ese{0e  eqdefaultuvHÙ2234`‰qup-corequp-configqup-memory œaa¡txrx  ^disabledi2c@a940002qcom,geni-i2c£©@@ese{0gqdefaultw  fHÙ2234`‰qup-corequp-configqup-memory œaa¡txrx  ^disabledspi@a940002qcom,geni-spi£©@@ese{0g  fqdefaultxyHÙ2234`‰qup-corequp-configqup-memory œaa¡txrx  ^disabledi2c@a980002qcom,geni-i2c£©€@ese{0iqdefaultz  kHÙ2234`‰qup-corequp-configqup-memory œaa¡txrx  ^disabledspi@a980002qcom,geni-spi£©€@ese{0i  kqdefault{|HÙ2234`‰qup-corequp-configqup-memory œaa¡txrx  ^disabledserial@a9c0002qcom,geni-debug-uart£©À@ese{0kqdefault}  C‰qup-corequp-config0Ù2234^okayinterconnect@15000002qcom,sm8550-cnoc-main£P0€çû sinterconnect@16000002qcom,sm8550-config-noc£`bçû s4interconnect@16800002qcom,sm8550-system-noc£hЀçû interconnect@16c00002qcom,sm8550-pcie-anoc£l"ç{00 û s~interconnect@16e00002qcom,sm8550-aggre1-noc£nDç{00û s`interconnect@17000002qcom,sm8550-aggre2-noc£päç{ û sinterconnect@17800002qcom,sm8550-mmss-noc£x¸çû sÇrng@10c30002qcom,sm8550-trngqcom,trng£ 0pcie@1c00000—pci2qcom,pcie-sm8550P£À0`` ¨``vparfdbielbiatuconfig 8=` `0`0ЀÿQŠ›` �Ž��‘’“”(¥msi0msi1msi2msi3msi4msi5msi6msi7ìµ È•–—˜8{0"0$0%0*0+00=eauxcfgbus_masterbus_slaveslave_q2addrss_sf_tbunoc_aggr0Ù~3‰pcie-memcpu-pcie Ö€€ Þ//è0ïpciÆ0û+pciephy^okay  b` b^�qdefaultpcie@0—pci£€ÿ =wifi@0 2pci17cb,1107£«I¼JÊKÙLèMùN O!‚3ƒphy@1c06000 2qcom,sm8550-qmp-gen3x2-pcie-phy£À` ({0"0$0&0(eauxcfg_ahbrefrchngpipeè0ïphyE0&UõáÆ0Vjpcie0_pipe_clk}^okayˆ„˜…s+pcie@1c08000—pci2qcom,pcie-sm8550P£À€0@@ ¨@@vparfdbielbiatuconfig 8=@ @0@0ЀÿQŠ›` 34589:vw(¥msi0msi1msi2msi3msi4msi5msi6msi7쵠Ȳ³¶·@{0,0.0/0607000 Ieauxcfgbus_masterbus_slaveslave_q2addrss_sf_tbunoc_aggrcnoc_sf_axiE0,U$ø0Ù~3 ‰pcie-memcpu-pcie Ö€€€� Þ/€/�è00 ïpcilink_downÆ0û,pciephy^okay  bc ba†qdefaultpcie@0—pci£€ÿ =phy@1c0e000 2qcom,sm8550-qmp-gen4x2-pcie-phy£Àà ({000.0204eauxcfg_ahbrefrchngpipeè0 0 ïphyphy_nocsrE02UõáÆ0Vjpcie1_pipe_clk}^okayˆ‡˜…¨„s,dma-controller@1dc4000 2qcom,bam-v1.7.4qcom,bam-v1.7.0£Ü@€  !¹ÁJ/€/�sˆcrypto@1dfa000)2qcom,sm8550-qceqcom,sm8150-qceqcom,qce£ß `œˆˆ¡rxtxJ/€/�Ù‰memoryphy@1d800002qcom,sm8550-qmp-ufs-phy£Ø {0�erefref_auxqrefÆ0è‰ïufsphyV}^okayˆŠ˜…s-ufs@1d84000+2qcom,sm8550-ufshcqcom,ufshcjedec,ufs-2.0£Ø@0   û-ufsphyÚè0ïrstÆ0î‹ J/`QüŒ0Ù`34#‰ufs-ddrcpu-ufsnecore_clkbus_aggr_clkiface_clkcore_clk_uniproref_clktx_lane0_sync_clkrx_lane0_sync_clkrx_lane1_sync_clk@{0Š00‰0™0—0“0•�^okay _bÒ%ŽÖ *�6O€H�s‰opp-table2operating-points-v2sŒopp-75000000@WxhÀxhÀî‘opp-150000000@WðÑ€ðÑ€î’opp-300000000@Wá£á£î‹crypto@1d88000;2qcom,sm8550-inline-crypto-engineqcom,inline-crypto-engine£Ø€€{0�s�hwlock@1f400002qcom,tcsr-mutex£ô^s'clock-controller@1fc00002qcom,sm8550-tcsrsyscon£ü{Vsgpu@3d00000!2qcom,adreno-43050a01qcom,adreno0£ÐÙàÖ#vkgsl_3d0_reg_memorycx_memcx_dbgc  ,J““ü”l•%^okayszap-shaderu–ƒqcom/sm8550/a740_zap.mbnopp-table2operating-points-v2s”opp-680000000W(‡ú‘Àopp-615000000W$¨'À‘�opp-550000000W ÈU€‘€opp-475000000WOìÀ‘Popp-401000000WæÆ@‘@opp-348000000W¾‘<opp-295000000W•WÀ‘8opp-220000000W ï‘4gmu@3d6a000&2qcom,adreno-gmu-740.1qcom,adreno-gmu0£Ö PÕ (vgmursccgmu_pdc 01¥hfigmu8{———0 0 ——!eahbgmucxoaximemnochubdemetÆ——Ôcxgx J“›˜ü™s•opp-table2operating-points-v2s™opp-500000000WÍe‘€opp-200000000W ë‘@clock-controller@3d900002qcom,sm8550-gpucc£Ù {)00Vs—iommu@3da0000@2qcom,sm8550-smmu-500qcom,adreno-smmuqcom,smmu-500arm,mmu-500£Ú¤±8 ¡¥¦§¨©ª«¬­®¯¦Ü>?@A“•˜™šœ�» {— 0 0!—ehlosbusifaceahbÆ—Qs“ipa@3f400002qcom,sm8550-ipaJ/ /¢0£ôõPà@Àvipa-regipa-sharedgsi8vްšš(¥ipagsiipa-clock-queryipa-setup-ready{ ecore0Ù34‰memoryconfig›˜Ä››*Õipa-clock-enabled-validipa-clock-enabled^okayëselfuœƒqcom/sm8550/ipa_fws.mbnremoteproc@40800002qcom,sm8550-mpss-pas£@@Lv�����0¥wdogfatalreadyhandoverstop-ackshutdown-ack{exoÆžž ÔcxmssÙ uŸ ¡›˜Ä¢Õstop^okay0ƒqcom/sm8550/modem.mbnqcom/sm8550/modem_dtb.mbnglink-edgev( Š(ûmpss codec@6aa00002qcom,sm8550-lpass-wsa-macro£ª({£D£f£g¤emclkmacrodcodecfsgenV jwsa2-mclks¥soundwire@6ab00002qcom,soundwire-v2.0.0£«  «{¥eifaceûWSA2¦qdefault! 1??�ÿÿÿ Fÿÿ ÿ Yÿÿÿÿÿÿÿÿÿ lÿÿÿÿÿÿÿÿÿÿÿ ~ÿÿÿÿÿÿÿÿÿÿÿ �ÿÿÿÿÿÿÿÿÿÿÿ ¦ Áÿÿÿÿÿÿÿÿÿÿÿÿÿ Þÿÿÿÿÿÿÿÿÿÿÿÿÿ  ^disabledcodec@6ac00002qcom,sm8550-lpass-rx-macro£¬({£@£f£g¤emclkmacrodcodecfsgenVjmclks§soundwire@6ad00002qcom,soundwire-v2.0.0£­  ›{§eifaceûRX¨qdefault! 1?�ÿÿÿÿÿÿ F ÿÿÿÿÿÿ Y ÿÿÿÿÿÿ lÿÿÿÿÿÿÿÿÿÿ ~ÿÿÿÿÿÿÿÿÿÿ �ÿÿÿÿÿÿÿÿ ¦ÿÿÿÿÿÿÿÿÿ Áÿÿÿÿÿÿÿÿÿÿ Þÿÿÿÿÿÿ ^okayscodec@0,42sdw20217010d00£öscodec@6ae00002qcom,sm8550-lpass-tx-macro£®({£9£f£g¤emclkmacrodcodecfsgenVjmclks¯codec@6b000002qcom,sm8550-lpass-wsa-macro£°({£B£f£g¤emclkmacrodcodecfsgenVjmclks©soundwire@6b100002qcom,soundwire-v2.0.0£±  ª{©eifaceûWSAªqdefault! 1??�ÿÿÿ Fÿÿ ÿ Yÿÿÿÿÿÿÿÿÿ lÿÿÿÿÿÿÿÿÿÿÿ ~ÿÿÿÿÿÿÿÿÿÿÿ �ÿÿÿÿÿÿÿÿÿÿÿ ¦ Áÿÿÿÿÿÿÿÿÿÿÿÿÿ Þÿÿÿÿÿÿÿÿÿÿÿÿÿ ^okays#speaker@0,02sdw20217020400£«qdefault  ¬­*­ 8SpkrLeftJ s!speaker@0,12sdw20217020400£®qdefault  ¬­*­ 8SpkrRightJ s"soundwire@6d300002qcom,soundwire-v2.0.0£Ó ð ¥corewakeup{¯eifaceûTX°qdefault!\FYlÿÿÿÿ~ÿÿÿÿ�ÿÿÿÿ¦ÿÿÿÿÁÿÿÿÿÞ ^okays codec@0,32sdw20217010d00£uscodec@6d440002qcom,sm8550-lpass-va-macro£Ô@${£9£f£gemclkmacrodcodecVjfsgens¤pinctrl@6e800002qcom,sm8550-lpass-lpi-pinctrl £è%Šš¦¬{£f£g ecoreaudios¬tx-swr-active-states°clk-pins²gpio0 ·swr_tx_clkÀÏÙdata-pins²gpio1gpio2gpio14 ·swr_tx_dataÀÏærx-swr-active-states¨clk-pins²gpio3 ·swr_rx_clkÀÏÙdata-pins ²gpio4gpio5 ·swr_rx_dataÀÏædmic01-default-stateclk-pins²gpio6 ·dmic1_clkÀôdata-pins²gpio7 ·dmic1_dataÀ dmic23-default-stateclk-pins²gpio8 ·dmic2_clkÀôdata-pins²gpio9 ·dmic2_dataÀ wsa-swr-active-statesªclk-pins²gpio10 ·wsa_swr_clkÀÏÙdata-pins²gpio11 ·wsa_swr_dataÀÏæwsa2-swr-active-states¦clk-pins²gpio15 ·wsa2_swr_clkÀÏÙdata-pins²gpio16·wsa2_swr_dataÀÏæspkr-1-sd-n-active-state²gpio17·gpioÀÙ s«spkr-2-sd-n-active-state²gpio18·gpioÀÙ s®interconnect@74000002qcom,sm8550-lpass-lpiaon-noc£@�€çû interconnect@74300002qcom,sm8550-lpass-lpicx-noc£C¢çû sóinterconnect@7e400002qcom,sm8550-lpass-ag-noc£äà€çû mmc@8804000$2qcom,sm8550-sdhciqcom,sdhci-msm-v5£€@ Ïߥhc_irqpwr_irq{0ƒ0„eifacecorexo J/@ d, (€hÆžü±0Ù34‰sdhc-ddrcpu-sdhc 8Q B^okay R² ³´ [µ´qdefaultsleep e¶ q· ~ †opp-table2operating-points-v2s±opp-19200000W$øî¸opp-50000000Wúð€î‘opp-100000000Wõáî’opp-202000000W F€î¹clock-controller@aaf00002qcom,sm8550-videocc£ ¯ {)0§Æžî‘Vcci@ac15000!2qcom,sm8550-cciqcom,msm8996-cci£ ÁP  ªƺ{ºººecamnoc_axicpas_ahbcci»¼ [½¾qdefaultsleep ^disabled i2c-bus@0£cB@ i2c-bus@1£cB@ cci@ac16000!2qcom,sm8550-cciqcom,msm8996-cci£ Á`  «ƺ{ººº ecamnoc_axicpas_ahbcci¿ [Àqdefaultsleep ^disabled i2c-bus@0£cB@ cci@ac17000!2qcom,sm8550-cciqcom,msm8996-cci£ Áp  ¬ƺ{ººº ecamnoc_axicpas_ahbcciÁ [ÃÄqdefaultsleep ^disabled i2c-bus@0£cB@ i2c-bus@1£cB@ clock-controller@ade00002qcom,sm8550-camcc£ Þ{0)Å*Æžî‘Vsºdisplay-subsystem@ae000002qcom,sm8550-mdss£ àvmdss  S×ì {Æ00Æ=èÆÆÆ0ÙÇ3 ‰mdp0-memmdp1-mem J/ =^okaysÈdisplay-controller@ae010002qcom,sm8550-dpu £ àð ë  vmdpvbifÈ 0{00ÆÆ@Æ=ÆI!ebusnrt_busifacelutcorevsyncÆžEÆIU$øüÉports port@0£endpointOÊsÓport@1£endpointOËsÖport@2£endpointOÌsÎopp-table2operating-points-v2sÉopp-200000000W ëÂî‘opp-325000000W_@î’opp-375000000WZ Àî¹opp-514000000W£€î‹displayport-controller@ae900002qcom,sm8550-dpqcom,sm8350-dpP£ é é é é éÈ ({ÆÆ ÆÆÆ;ecore_ifacecore_auxctrl_linkctrl_link_ifacestream_pixelEÆÆ �..û.dpüÍÆž^okayports port@0£endpointOÎsÌport@1£endpointOÏ ¤sÛopp-table2operating-points-v2sÍopp-162000000W §ì€îÐopp-270000000W߀î‘opp-540000000W /¿î¹opp-810000000W0Gž€î‹dsi@ae94000(2qcom,sm8550-dsi-ctrlqcom,mdss-dsi-ctrl£ é@ vdsi_ctrlÈ 0{ÆÆÆBÆ8Æ0$ebytebyte_intfpixelcoreifacebusÆžEÆÆC �ÑÑüÒûÑdsi ^okay ¯…ports port@0£endpointOÓsÊport@1£endpointOÔ ¤sgopp-table2operating-points-v2sÒopp-187500000W -àî‘opp-300000000Wá£î’opp-358000000WV¥€î¹phy@ae950002qcom,sm8550-dsi-phy-4nm0£ éP éR€ éUvdsi_phydsi_phy_lanedsi_pll{Æ eifacerefV}^okay »„sÑdsi@ae96000(2qcom,sm8550-dsi-ctrlqcom,mdss-dsi-ctrl£ é` vdsi_ctrlÈ 0{ÆÆ ÆDÆ:Æ0$ebytebyte_intfpixelcoreifacebusÆžEÆ ÆE �ÕÕüÒûÕdsi  ^disabledports port@0£endpointOÖsËport@1£endpointphy@ae970002qcom,sm8550-dsi-phy-4nm0£ ép ér€ éuvdsi_phydsi_phy_lanedsi_pll{Æ eifacerefV} ^disabledsÕclock-controller@af000002qcom,sm8550-dispcc£ ð\{)Å0*ÑÑÕÕ..Æžî‘VsÆphy@88e30002qcom,sm8550-snps-eusb2-phy£Ž0T}{erefè0^okayk„ Ç…û×sÝphy@88e80002qcom,sm8550-qmp-usb3-dp-phy£Ž€0 {0¢0¤0¥eauxrefcom_auxusb3_pipeÆ0è00 ïphycommonV}<^okayˆ…˜Øs.ports port@0£endpointOÙsport@1£endpointOÚsßport@2£endpointOÛsÏusb@a6f88002qcom,sm8550-dwc3qcom,dwc3£ oˆ =0{0 0œ00¡0ž&ecfg_noccoreifacesleepmock_utmixoE0ž0œU$ø ëÂDv‚ƒÜÜÜ<¥pwr_evenths_phy_irqdp_hs_phy_irqdm_hs_phy_irqss_phy_irqÆ0î‹è00Ù`34$‰usb-ddrapps-usb^okayusb@a600000 2snps,dwc3£ `Í  … J/@ ûÝ.usb2-phyusb3-phy Õ é   7 O g  • « ÀQ Ïports port@0£endpointOÞsport@1£endpointOßsÚinterrupt-controller@b2200002qcom,sm8550-pdcqcom,pdc £ "@ðd< ßà^^a}?~Ì Šûì×sÜthermal-sensor@c271000 2qcom,sm8550-tsensqcom,tsens-v2 £ ' "  ï ú€¥uplowcritical ýsüthermal-sensor@c272000 2qcom,sm8550-tsensqcom,tsens-v2 £ '  "0 ï û�¥uplowcritical ýsýthermal-sensor@c273000 2qcom,sm8550-tsensqcom,tsens-v2 £ '0 "@ ï ü‚¥uplowcritical ýsþpower-management@c300000#2qcom,sm8550-aoss-qmpqcom,aoss-qmp£ 0(v( Š(Vs˜sram@c3f00002qcom,rpmh-stats£ ?spmi@c4000002qcom,spmi-pmic-arbP£ @0 P@ D L BÐ@vcorechnlsobsrvrintrcnfg ¥periph_irq vܹ   ×ìpmic@c2qcom,pm8010qcom,spmi-pmic£  temp-alarm@24002qcom,spmi-temp-alarm£$ $ ýspmic@d2qcom,pm8010qcom,spmi-pmic£  temp-alarm@24002qcom,spmi-temp-alarm£$ $ ýs pmic@12qcom,pm8550qcom,spmi-pmic£ temp-alarm@a002qcom,spmi-temp-alarm£    ýs gpio@8800 2qcom,pm8550-gpioqcom,spmi-gpio£ˆŠ¦² š×ìs²sdc2-card-det-state²gpio12·normal  , ; Hs´volume-up-n-state²gpio6·normal H ; sled-controller@ee00*2qcom,pm8550-flash-ledqcom,spmi-flash-led£î ^disabledpwm!2qcom,pm8550-pwmqcom,pm8350c-pwm U^okay led@1£·status ` foffled@2£·status ` foffled@3£·status ` foffpmic@72qcom,pm8550qcom,spmi-pmic£ temp-alarm@a002qcom,spmi-temp-alarm£    ýs gpio@8800!2qcom,pm8550b-gpioqcom,spmi-gpio£ˆŠ¦à š×ìsàphy@fd002qcom,pm8550b-eusb2-repeater£ý} t­ �ás×pmic@52qcom,pm8550qcom,spmi-pmic£ temp-alarm@a002qcom,spmi-temp-alarm£    ýs gpio@8800"2qcom,pm8550ve-gpioqcom,spmi-gpio£ˆŠ¦âš×ìsâpmic@22qcom,pm8550qcom,spmi-pmic£ temp-alarm@a002qcom,spmi-temp-alarm£    ýs gpio@8800"2qcom,pm8550vs-gpioqcom,spmi-gpio£ˆŠ¦ãš×ìsãpmic@32qcom,pm8550qcom,spmi-pmic£ temp-alarm@a002qcom,spmi-temp-alarm£    ýsgpio@8800"2qcom,pm8550vs-gpioqcom,spmi-gpio£ˆŠ¦äš×ìsäpmic@42qcom,pm8550qcom,spmi-pmic£ temp-alarm@a002qcom,spmi-temp-alarm£    ýsgpio@8800"2qcom,pm8550vs-gpioqcom,spmi-gpio£ˆŠ¦åš×ìsåpmic@62qcom,pm8550qcom,spmi-pmic£ temp-alarm@a002qcom,spmi-temp-alarm£    ýsgpio@8800"2qcom,pm8550vs-gpioqcom,spmi-gpio£ˆŠ¦æš×ìsæpmic@02qcom,pm8550qcom,spmi-pmic£ pon@13002qcom,pmk8350-pon£ vhlospbspwrkey2qcom,pmk8350-pwrkey  �t^okayresin2qcom,pmk8350-resin ^okay �rrtc@61002qcom,pmk8350-rtc£ab vrtcalarm bnvram@71002qcom,spmi-sdam£q  =qreboot-reason@48£H ˜sgpio@8800!2qcom,pmk8550-gpioqcom,spmi-gpio£¸Š¦çš×ìsçsleep-clk-state²gpio3·func1 � «Ù Hs&pmic@a2qcom,pmr735dqcom,spmi-pmic£  temp-alarm@a002qcom,spmi-temp-alarm£   ýsgpio@8800!2qcom,pmr735d-gpioqcom,spmi-gpio£ˆŠ¦èš×ìsèpinctrl@f1000002qcom,sm8550-tlmm£0  Њš×ì¦bÓ ¹Ü Ç sbcci0-0-default-states»sda-pins²gpio110 ·cci_i2c_sdaÀ ;˜scl-pins²gpio111 ·cci_i2c_sclÀ ;˜cci0-0-sleep-states½sda-pins²gpio110 ·cci_i2c_sdaÀ Üscl-pins²gpio111 ·cci_i2c_sclÀ Ücci0-1-default-states¼sda-pins²gpio112 ·cci_i2c_sdaÀ ;˜scl-pins²gpio113 ·cci_i2c_sclÀ ;˜cci0-1-sleep-states¾sda-pins²gpio112 ·cci_i2c_sdaÀ Üscl-pins²gpio113 ·cci_i2c_sclÀ Ücci1-0-default-states¿sda-pins²gpio114 ·cci_i2c_sdaÀ ;˜scl-pins²gpio115 ·cci_i2c_sclÀ ;˜cci1-0-sleep-statesÀsda-pins²gpio114 ·cci_i2c_sdaÀ Üscl-pins²gpio115 ·cci_i2c_sclÀ Ücci2-0-default-statesÁsda-pins²gpio74 ·cci_i2c_sdaÀ ;˜scl-pins²gpio75 ·cci_i2c_sclÀ ;˜cci2-0-sleep-statesÃsda-pins²gpio74 ·cci_i2c_sdaÀ Üscl-pins²gpio75 ·cci_i2c_sclÀ Ücci2-1-default-statesÂsda-pins²gpio0 ·cci_i2c_sdaÀ ;˜scl-pins²gpio1 ·cci_i2c_sclÀ ;˜cci2-1-sleep-statesÄsda-pins²gpio0 ·cci_i2c_sdaÀ Üscl-pins²gpio1 ·cci_i2c_sclÀ Ühub-i2c0-data-clk-state²gpio16gpio17 ·i2chub0_se0À ;sShub-i2c1-data-clk-state²gpio18gpio19 ·i2chub0_se1À ;sThub-i2c2-data-clk-state²gpio20gpio21 ·i2chub0_se2À ;sUhub-i2c3-data-clk-state²gpio22gpio23 ·i2chub0_se3À ;sXhub-i2c4-data-clk-state ²gpio4gpio5 ·i2chub0_se4À ;sYhub-i2c5-data-clk-state ²gpio6gpio7 ·i2chub0_se5À ;sZhub-i2c6-data-clk-state ²gpio8gpio9 ·i2chub0_se6À ;s[hub-i2c7-data-clk-state²gpio10gpio11 ·i2chub0_se7À ;s\hub-i2c8-data-clk-state²gpio206gpio207 ·i2chub0_se8À ;s]hub-i2c9-data-clk-state²gpio84gpio85 ·i2chub0_se9À ;s^pcie0-default-states�perst-pins²gpio94·gpioÀ Üclkreq-pins²gpio95·pcie0_clk_req_nÀ ;wake-pins²gpio96·gpioÀ ;pcie1-default-states†perst-pins²gpio97·gpioÀ Üclkreq-pins²gpio98·pcie1_clk_req_nÀ ;wake-pins²gpio99·gpioÀ ;qup-i2c0-data-clk-state²gpio28gpio29 ·qup1_se0À ;˜s_qup-i2c1-data-clk-state²gpio32gpio33 ·qup1_se1À ;˜skqup-i2c2-data-clk-state²gpio36gpio37 ·qup1_se2À ;˜snqup-i2c3-data-clk-state²gpio40gpio41 ·qup1_se3À ;˜sqqup-i2c4-data-clk-state²gpio44gpio45 ·qup1_se4À ;˜stqup-i2c5-data-clk-state²gpio52gpio53 ·qup1_se5À ;˜swqup-i2c6-data-clk-state²gpio48gpio49 ·qup1_se6À ;˜szqup-i2c8-data-clk-states1scl-pins²gpio57·qup2_se0_l1_miraÀ ;˜sda-pins²gpio56·qup2_se0_l0_miraÀ ;˜qup-i2c9-data-clk-state²gpio60gpio61 ·qup2_se1À ;˜s8qup-i2c10-data-clk-state²gpio64gpio65 ·qup2_se2À ;˜s;qup-i2c11-data-clk-state²gpio68gpio69 ·qup2_se3À ;˜s>qup-i2c12-data-clk-state ²gpio2gpio3 ·qup2_se4À ;˜sAqup-i2c13-data-clk-state²gpio80gpio81 ·qup2_se5À ;˜sDqup-i2c15-data-clk-state²gpio72gpio106 ·qup2_se7À ;˜sPqup-spi0-cs-state²gpio31 ·qup1_se0ÀÙsjqup-spi0-data-clk-state²gpio28gpio29gpio30 ·qup1_se0ÀÙsiqup-spi1-cs-state²gpio35 ·qup1_se1ÀÙsmqup-spi1-data-clk-state²gpio32gpio33gpio34 ·qup1_se1ÀÙslqup-spi2-cs-state²gpio39 ·qup1_se2ÀÙspqup-spi2-data-clk-state²gpio36gpio37gpio38 ·qup1_se2ÀÙsoqup-spi3-cs-state²gpio43 ·qup1_se3ÀÙssqup-spi3-data-clk-state²gpio40gpio41gpio42 ·qup1_se3ÀÙsrqup-spi4-cs-state²gpio47 ·qup1_se4ÀÙsvqup-spi4-data-clk-state²gpio44gpio45gpio46 ·qup1_se4ÀÙsuqup-spi5-cs-state²gpio55 ·qup1_se5ÀÙsyqup-spi5-data-clk-state²gpio52gpio53gpio54 ·qup1_se5ÀÙsxqup-spi6-cs-state²gpio51 ·qup1_se6ÀÙs|qup-spi6-data-clk-state²gpio48gpio49gpio50 ·qup1_se6ÀÙs{qup-spi8-cs-state²gpio59·qup2_se0_l3_miraÀÙs7qup-spi8-data-clk-state²gpio56gpio57gpio58·qup2_se0_l2_miraÀÙs6qup-spi9-cs-state²gpio63 ·qup2_se1ÀÙs:qup-spi9-data-clk-state²gpio60gpio61gpio62 ·qup2_se1ÀÙs9qup-spi10-cs-state²gpio67 ·qup2_se2ÀÙs=qup-spi10-data-clk-state²gpio64gpio65gpio66 ·qup2_se2ÀÙs<qup-spi11-cs-state²gpio71 ·qup2_se3ÀÙs@qup-spi11-data-clk-state²gpio68gpio69gpio70 ·qup2_se3ÀÙs?qup-spi12-cs-state²gpio119 ·qup2_se4ÀÙsCqup-spi12-data-clk-state²gpio2gpio3gpio118 ·qup2_se4ÀÙsBqup-spi13-cs-state²gpio83 ·qup2_se5ÀÙsFqup-spi13-data-clk-state²gpio80gpio81gpio82 ·qup2_se5ÀÙsEqup-spi15-cs-state²gpio75 ·qup2_se7ÀÙsRqup-spi15-data-clk-state²gpio72gpio106gpio74 ·qup2_se7ÀÙsQqup-uart7-default-state²gpio26gpio27 ·qup1_se7ÀÙs}qup-uart14-default-state²gpio78gpio79 ·qup2_se6À ;sGqup-uart14-cts-rts-state²gpio76gpio77 ·qup2_se6À ÜsHsdc2-sleep-statesµclk-pins ²sdc2_clkÙÀcmd-pins ²sdc2_cmd ;Àdata-pins ²sdc2_data ;Àsdc2-default-states³clk-pins ²sdc2_clkÙÀcmd-pins ²sdc2_cmd ;À data-pins ²sdc2_data ;À bt-default-states%bt-en-pins²gpio81·gpioÀÙsw-ctrl-pins²gpio82·gpio Ült9611-irq-state²gpio8·gpioÙselt9611-rst-state²gpio7·gpioôsfwcd-reset-n-active-state²gpio108·gpioÀÙ swlan-en-state²gpio80·gpioÀ Üs$iommu@15000000/2qcom,sm8550-smmu-500qcom,smmu-500arm,mmu-500£¤±Œ Aabcdefghijklmnopqrstuvµ¶·¸¹º»¼½¾¿À;<=>?@ABCDEFGHIJKLMNOPQRSTUVWXY‹Œ�Ž��‘’“”•–—˜™¢£œ¥Â§¨©±²³´µ¶·¸Qs/interrupt-controller@17100000 2arm,gic-v3 £ =ì× ë     smsi-controller@171400002arm,gic-v3-its£  &s€timer@174200002arm,armv7-timer-mem£B=  frame@17421000£BB  1 frame@17423000£B0 1   ^disabledframe@17425000£BP 1   ^disabledframe@17427000£Bp 1   ^disabledframe@17429000£B� 1   ^disabledframe@1742b000£B° 1   ^disabledframe@1742d000£BÐ 1   ^disabledrsc@17a00000 ûapps_rsc2qcom,rpmh-rsc@£ ¡¢£vdrv-0drv-1drv-2drv-3$  >  N ZÆ!bcm-voter2qcom,bcm-voters clock-controller2qcom,sm8550-rpmh-clkVexo{éspower-controller2qcom,sm8550-rpmhpdüêsžopp-table2operating-points-v2sêopp-16‘opp-48‘0s¸opp-52‘4opp-56‘8sÐopp-60‘<opp-64‘@s‘opp-80‘Popp-128‘€s’opp-144‘�opp-192‘Às¹opp-256‘s‹opp-320‘@opp-336‘Popp-384‘€opp-416‘ regulators-02qcom,pm8550-rpmh-regulators jë zë Šì ŸV µí ÃV ÕV æV ÷í ì ì $î 3bbob1 @vreg_bob1 O2K g